{"id":"https://openalex.org/W2130431940","doi":"https://doi.org/10.1109/iscas.2008.4541912","title":"Mixed-Signal Flexible Architecture for the Synthesis of \ud835\udcc3-port Networks","display_name":"Mixed-Signal Flexible Architecture for the Synthesis of \ud835\udcc3-port Networks","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2130431940","doi":"https://doi.org/10.1109/iscas.2008.4541912","mag":"2130431940"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541912","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101919242","display_name":"Carmine Giann\u00ec","orcid":"https://orcid.org/0000-0001-9454-1577"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Carmine Gianni","raw_affiliation_strings":["Dipartimento diIngegneria Elettronica, Universita di Roma, Roma, Italy","Dipt. di Ing. Elettron. (DIE), Univ. di Roma La Sapienza, Rome"],"affiliations":[{"raw_affiliation_string":"Dipartimento diIngegneria Elettronica, Universita di Roma, Roma, Italy","institution_ids":[]},{"raw_affiliation_string":"Dipt. di Ing. Elettron. (DIE), Univ. di Roma La Sapienza, Rome","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004729135","display_name":"Salvatore Pennisi","orcid":"https://orcid.org/0000-0002-5803-484X"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Pennisi","raw_affiliation_strings":["Dipartimento diIngegneria Elettrica, Elettronica e deiSistemi, Universita di Catania, Catania, Italy","Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi (DIEES), Universit\u00e0 di Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento diIngegneria Elettrica, Elettronica e deiSistemi, Universita di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi (DIEES), Universit\u00e0 di Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["Dipartimento diIngegneria Elettronica, Universita di Roma, Roma, Italy","Dipartimento di Ingegneria Elettronica (DIE) Universit\u00e0 di Roma \u00bfLa Sapienza,\u00bf Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento diIngegneria Elettronica, Universita di Roma, Roma, Italy","institution_ids":[]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica (DIE) Universit\u00e0 di Roma \u00bfLa Sapienza,\u00bf Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["Dipartimento diIngegneria Elettronica, Universita di Roma, Roma, Italy","Dipartimento di Ingegneria Elettronica (DIE) Universit\u00e0 di Roma \u00bfLa Sapienza,\u00bf Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento diIngegneria Elettronica, Universita di Roma, Roma, Italy","institution_ids":[]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica (DIE) Universit\u00e0 di Roma \u00bfLa Sapienza,\u00bf Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101919242"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16590687,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2294","last_page":"2297"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.7439361214637756},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6213192343711853},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5726625919342041},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5494571924209595},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4979863166809082},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.45669135451316833},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.43921995162963867},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4340646266937256},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.43032199144363403},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42299243807792664},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37395399808883667},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.3615531921386719},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26932430267333984},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.14597368240356445}],"concepts":[{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.7439361214637756},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6213192343711853},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5726625919342041},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5494571924209595},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4979863166809082},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.45669135451316833},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.43921995162963867},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4340646266937256},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.43032199144363403},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42299243807792664},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37395399808883667},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3615531921386719},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26932430267333984},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.14597368240356445},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541912","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1540425631","https://openalex.org/W2034618953","https://openalex.org/W2063490088","https://openalex.org/W2091708336","https://openalex.org/W2115825354","https://openalex.org/W2118060596","https://openalex.org/W2125700335","https://openalex.org/W2132522077","https://openalex.org/W2137820834","https://openalex.org/W2143120641","https://openalex.org/W2146907984","https://openalex.org/W2147376663"],"related_works":["https://openalex.org/W4210376836","https://openalex.org/W1591963733","https://openalex.org/W4210925376","https://openalex.org/W2021671109","https://openalex.org/W3097613282","https://openalex.org/W2053914166","https://openalex.org/W2136192029","https://openalex.org/W4313444376","https://openalex.org/W2116226449","https://openalex.org/W2531287736"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,16,38,47],"flexible":[3],"mixed-signal":[4],"architecture":[5],"for":[6,42],"the":[7,36,43],"synthesis":[8],"of":[9,46],"an":[10],"n-port":[11],"analog":[12,31],"network.":[13],"It":[14],"exploits":[15],"field":[17],"programmable":[18],"gate":[19],"array":[20],"as":[21,30],"digital":[22],"processing":[23],"element":[24],"and":[25,50],"second":[26],"generation":[27],"current":[28],"conveyors":[29],"input/output":[32],"blocks.":[33],"To":[34],"validate":[35],"approach,":[37],"prototype":[39],"is":[40],"realized":[41],"basic":[44],"case":[45],"two-port":[48],"network":[49],"experimental":[51],"results":[52],"in":[53],"agreement":[54],"with":[55],"those":[56],"expected":[57],"are":[58],"provided.":[59]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}