{"id":"https://openalex.org/W2169896565","doi":"https://doi.org/10.1109/iscas.2008.4541909","title":"A Gain-Enhancing Technique for Very Low-Voltage Amplifiers","display_name":"A Gain-Enhancing Technique for Very Low-Voltage Amplifiers","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2169896565","doi":"https://doi.org/10.1109/iscas.2008.4541909","mag":"2169896565"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030782483","display_name":"Francesco Centurelli","orcid":"https://orcid.org/0000-0003-3880-2546"},"institutions":[{"id":"https://openalex.org/I4210104655","display_name":"Ingegneria dei Trasporti (Italy)","ror":"https://ror.org/01fp7rv25","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210104655"]},{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Francesco Centurelli","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universita di Roma \"Sapienza\", ITALY","Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"Sapienza\", Roma, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universita di Roma \"Sapienza\", ITALY","institution_ids":["https://openalex.org/I861853513","https://openalex.org/I4210104655"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"Sapienza\", Roma, ITALY","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070430111","display_name":"Pietro Monsurr\u00f2","orcid":"https://orcid.org/0000-0002-3821-6566"},"institutions":[{"id":"https://openalex.org/I4210104655","display_name":"Ingegneria dei Trasporti (Italy)","ror":"https://ror.org/01fp7rv25","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210104655"]},{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pietro Monsurro","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universita di Roma \"Sapienza\", ITALY","Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"Sapienza\", Roma, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universita di Roma \"Sapienza\", ITALY","institution_ids":["https://openalex.org/I861853513","https://openalex.org/I4210104655"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"Sapienza\", Roma, ITALY","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I4210104655","display_name":"Ingegneria dei Trasporti (Italy)","ror":"https://ror.org/01fp7rv25","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210104655"]},{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universita di Roma \"Sapienza\", ITALY","Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"Sapienza\", Roma, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universita di Roma \"Sapienza\", ITALY","institution_ids":["https://openalex.org/I861853513","https://openalex.org/I4210104655"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"Sapienza\", Roma, ITALY","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]},{"id":"https://openalex.org/I4210104655","display_name":"Ingegneria dei Trasporti (Italy)","ror":"https://ror.org/01fp7rv25","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210104655"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universita di Roma \"Sapienza\", ITALY","Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"Sapienza\", Roma, ITALY"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universita di Roma \"Sapienza\", ITALY","institution_ids":["https://openalex.org/I861853513","https://openalex.org/I4210104655"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma \"Sapienza\", Roma, ITALY","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030782483"],"corresponding_institution_ids":["https://openalex.org/I4210104655","https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18335504,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"2282","last_page":"2285"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.7675925493240356},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.6188812255859375},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5478744506835938},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5213152766227722},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5121276378631592},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.507330596446991},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.501495361328125},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4952758848667145},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.4714466333389282},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4698708653450012},{"id":"https://openalex.org/keywords/output-impedance","display_name":"Output impedance","score":0.4470347464084625},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4368613362312317},{"id":"https://openalex.org/keywords/current-conveyor","display_name":"Current conveyor","score":0.4136425256729126},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.4131372272968292},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.39775174856185913},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2872200608253479},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.22221913933753967}],"concepts":[{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.7675925493240356},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.6188812255859375},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5478744506835938},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5213152766227722},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5121276378631592},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.507330596446991},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.501495361328125},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4952758848667145},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.4714466333389282},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4698708653450012},{"id":"https://openalex.org/C58112919","wikidata":"https://www.wikidata.org/wiki/Q631203","display_name":"Output impedance","level":3,"score":0.4470347464084625},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4368613362312317},{"id":"https://openalex.org/C110252649","wikidata":"https://www.wikidata.org/wiki/Q5195095","display_name":"Current conveyor","level":4,"score":0.4136425256729126},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.4131372272968292},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.39775174856185913},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2872200608253479},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.22221913933753967},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2008.4541909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/362846","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/362846","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.699999988079071,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1864175923","https://openalex.org/W1908795300","https://openalex.org/W2031457512","https://openalex.org/W2125653734","https://openalex.org/W2125776391","https://openalex.org/W2127908169","https://openalex.org/W2128208992","https://openalex.org/W2145463127","https://openalex.org/W2145851697","https://openalex.org/W2154823486","https://openalex.org/W2157919318","https://openalex.org/W2162080503","https://openalex.org/W2171610543"],"related_works":["https://openalex.org/W2042786651","https://openalex.org/W2364557873","https://openalex.org/W2015102434","https://openalex.org/W2152864769","https://openalex.org/W2022639170","https://openalex.org/W2275090026","https://openalex.org/W2104117929","https://openalex.org/W2166143048","https://openalex.org/W2247324328","https://openalex.org/W2238586729"],"abstract_inverted_index":{"In":[0],"this":[1,36],"paper":[2],"we":[3],"present":[4],"a":[5,20,39,61,71,77,82],"gain":[6,79],"enhancement":[7,80],"technique":[8,37],"for":[9],"very":[10],"low-voltage":[11],"deep":[12],"sub-micron":[13],"amplifiers":[14],"based":[15],"on":[16,27],"the":[17,28,48,51],"use":[18],"of":[19,35],"CCH-based":[21],"negative":[22],"impedance":[23],"converter.":[24],"Relaxed":[25],"specifications":[26],"current":[29],"conveyor":[30],"allow":[31],"an":[32],"easy":[33],"implementation":[34,59],"in":[38,60],"sub-1":[40],"V":[41,67],"environment,":[42],"where":[43],"common":[44],"topologies":[45],"such":[46],"as":[47],"cascode":[49],"and":[50,70],"differential":[52],"pair":[53],"cannot":[54],"be":[55],"used.":[56],"An":[57],"example":[58],"65-nm":[62],"CMOS":[63],"technology,":[64],"using":[65],"plusmn0.35":[66],"supply":[68],"voltage":[69],"simple":[72],"6-transistor":[73],"CCH":[74],"topology,":[75],"shows":[76],"15.5-dB":[78],"with":[81],"good":[83],"robustness":[84],"against":[85],"process":[86],"variations.":[87]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}