{"id":"https://openalex.org/W2169260669","doi":"https://doi.org/10.1109/iscas.2008.4541844","title":"Area oriented pass-transistor logic synthesis using buffer elimination and layout compaction","display_name":"Area oriented pass-transistor logic synthesis using buffer elimination and layout compaction","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2169260669","doi":"https://doi.org/10.1109/iscas.2008.4541844","mag":"2169260669"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541844","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088586836","display_name":"Shen\u2010Fu Hsiao","orcid":"https://orcid.org/0000-0002-4627-570X"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shen-Fu Hsiao","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111671804","display_name":"Ming-Yu Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Yu Tsai","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008742070","display_name":"Chia-Sheng Wen","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Sheng Wen","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":0.4744,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.63795311,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2022","last_page":"2025"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7823511362075806},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.631811261177063},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5527735948562622},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5490036010742188},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5462945103645325},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5239387154579163},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5232775807380676},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4683961868286133},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45844766497612},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4448968470096588},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43998444080352783},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.43915697932243347},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.43828409910202026},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.4109063446521759},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23654824495315552},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2344752848148346},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23383432626724243},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2312251329421997},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19200140237808228},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1875075101852417},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17282840609550476}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7823511362075806},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.631811261177063},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5527735948562622},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5490036010742188},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5462945103645325},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5239387154579163},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5232775807380676},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4683961868286133},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45844766497612},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4448968470096588},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43998444080352783},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.43915697932243347},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.43828409910202026},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.4109063446521759},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23654824495315552},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2344752848148346},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23383432626724243},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2312251329421997},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19200140237808228},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1875075101852417},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17282840609550476},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541844","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2000787196","https://openalex.org/W2030029202","https://openalex.org/W2129042422","https://openalex.org/W2135955108","https://openalex.org/W2139166362","https://openalex.org/W2152216926","https://openalex.org/W2156028445","https://openalex.org/W3150081868","https://openalex.org/W4232725863"],"related_works":["https://openalex.org/W4288055011","https://openalex.org/W2100360214","https://openalex.org/W2110396545","https://openalex.org/W2366772698","https://openalex.org/W2091329789","https://openalex.org/W2993028905","https://openalex.org/W2142651762","https://openalex.org/W4242912623","https://openalex.org/W2306516855","https://openalex.org/W2093878375"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"cell-based":[4],"AISC":[5],"design":[6,108],"flow":[7],"where":[8],"the":[9,37,40,50,60,67,71,75,98,102,107,112],"traditional":[10],"CMOS":[11],"cell":[12,20,42,114],"library":[13],"is":[14,64,95],"replaced":[15],"by":[16,35,105],"pass-transistor":[17],"logic":[18,29,76],"(PTL)":[19],"library.":[21],"In":[22],"particular,":[23],"we":[24],"develop":[25],"an":[26,82,119],"automatic":[27],"PTL":[28,41,113],"synthesizer":[30],"to":[31,48,65,96,118],"perform":[32],"area-oriented":[33],"synthesis":[34],"exploiting":[36],"characteristics":[38],"of":[39,85],"circuits.":[43],"Two":[44],"methods":[45],"are":[46],"used":[47],"reduce":[49,66,97],"area":[51,62,83,100,122],"cost.":[52],"The":[53,89],"first":[54],"method,":[55,91],"called":[56,92],"buffer":[57],"elimination,":[58],"for":[59],"pre-layout":[61],"minimization":[63],"redundant":[68],"inverters":[69],"in":[70,81,101],"gate-level":[72],"netlist":[73],"during":[74],"mapping":[77],"stage":[78],"and":[79,116],"results":[80],"saving":[84],"more":[86],"than":[87],"50%.":[88],"second":[90],"layout":[93,99],"compaction,":[94],"physical":[103],"level":[104],"considering":[106],"rules":[109],"imposed":[110],"on":[111],"circuits,":[115],"lead":[117],"additional":[120],"30%":[121],"saving.":[123]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}