{"id":"https://openalex.org/W2129998592","doi":"https://doi.org/10.1109/iscas.2008.4541815","title":"A Novel 4T Asymmetric Single-Ended SRAM Cell in sub-32 nm Double Gate Technology","display_name":"A Novel 4T Asymmetric Single-Ended SRAM Cell in sub-32 nm Double Gate Technology","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2129998592","doi":"https://doi.org/10.1109/iscas.2008.4541815","mag":"2129998592"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541815","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053227652","display_name":"Bastien Giraud","orcid":"https://orcid.org/0000-0002-1183-6685"},"institutions":[{"id":"https://openalex.org/I122941322","display_name":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris","ror":"https://ror.org/00yw34h52","country_code":"FR","type":"education","lineage":["https://openalex.org/I122941322"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bastien Giraud","raw_affiliation_strings":["Institut Sup\u00e9rieur d'\u00c9lectronique de Paris (I.S.E.P.), France","Inst. Super. d'Electron. de Paris (I.S.E.P.), Paris"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris (I.S.E.P.), France","institution_ids":["https://openalex.org/I122941322"]},{"raw_affiliation_string":"Inst. Super. d'Electron. de Paris (I.S.E.P.), Paris","institution_ids":["https://openalex.org/I122941322"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021923749","display_name":"Amara Amara","orcid":"https://orcid.org/0000-0002-9511-0899"},"institutions":[{"id":"https://openalex.org/I122941322","display_name":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris","ror":"https://ror.org/00yw34h52","country_code":"FR","type":"education","lineage":["https://openalex.org/I122941322"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Amara Amara","raw_affiliation_strings":["Institut Sup\u00e9rieur d'\u00c9lectronique de Paris (I.S.E.P.), France","Inst. Super. d'Electron. de Paris (I.S.E.P.), Paris"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris (I.S.E.P.), France","institution_ids":["https://openalex.org/I122941322"]},{"raw_affiliation_string":"Inst. Super. d'Electron. de Paris (I.S.E.P.), Paris","institution_ids":["https://openalex.org/I122941322"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I122941322"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":null,"first_page":"1906","last_page":"1909"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.7104103565216064},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6014419794082642},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5692704916000366},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5692543387413025},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5252589583396912},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.5227915644645691},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4743441641330719},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.436027467250824},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4226086735725403},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.42040881514549255},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3621940314769745},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.34698784351348877},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.32575929164886475},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.31369853019714355},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26068365573883057},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24375829100608826},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21039026975631714},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12358832359313965}],"concepts":[{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.7104103565216064},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6014419794082642},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5692704916000366},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5692543387413025},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5252589583396912},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.5227915644645691},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4743441641330719},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.436027467250824},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4226086735725403},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.42040881514549255},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3621940314769745},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.34698784351348877},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.32575929164886475},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.31369853019714355},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26068365573883057},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24375829100608826},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21039026975631714},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12358832359313965},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541815","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1896973036","https://openalex.org/W1969423940","https://openalex.org/W1985326579","https://openalex.org/W2010388475","https://openalex.org/W2115061871","https://openalex.org/W2130200140","https://openalex.org/W2159144327","https://openalex.org/W2301607858","https://openalex.org/W2548117522","https://openalex.org/W6639757348","https://openalex.org/W6646509676","https://openalex.org/W6729174349"],"related_works":["https://openalex.org/W2104300577","https://openalex.org/W4206445530","https://openalex.org/W4392590355","https://openalex.org/W2771786520","https://openalex.org/W2034653092","https://openalex.org/W2174354966","https://openalex.org/W2042526628","https://openalex.org/W2118008391","https://openalex.org/W2170979950","https://openalex.org/W2039299085"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"4T":[4,64],"asymmetric":[5],"single-ended":[6],"(ASE)":[7],"SRAM":[8],"cell":[9,54,72],"in":[10],"sub-32":[11],"nm":[12],"CMOS":[13],"fully":[14],"depleted":[15],"(FD)":[16],"double-gate":[17],"(DG)":[18],"silicon-on-insulator":[19],"(SOI)":[20],"technology":[21],"with":[22,35,57],"planar":[23],"self-aligned":[24],"gates.":[25],"Both":[26,81],"independent-":[27],"and":[28,48,61,98,106,115],"connected-":[29],"gates":[30],"operation":[31],"is":[32,55,73],"analyzed":[33],"either":[34],"symmetrical":[36],"or":[37],"asymmetrical":[38],"transistors":[39],"which":[40],"have":[41],"been":[42],"adjusted":[43],"according":[44],"to":[45,76,95],"the":[46,58,70,78,87,92],"current":[47],"future":[49],"process":[50],"possibilities.":[51],"The":[52,101],"proposed":[53,75],"compared":[56],"conventional":[59],"6T":[60],"an":[62],"efficient":[63],"cell.":[65],"A":[66],"second":[67],"version":[68],"of":[69,86,103],"new":[71],"also":[74],"improve":[77,96],"write":[79,99,107,113],"operation.":[80],"novel":[82],"cells":[83],"take":[84],"advantage":[85],"additional":[88],"gate,":[89],"offered":[90],"by":[91],"DG":[93],"technology,":[94],"stability":[97],"criteria.":[100],"results":[102],"read-,":[104],"retention-":[105],"margins,":[108],"power":[109],"consumption,":[110],"access":[111],"time,":[112],"disturb":[114],"area":[116],"are":[117],"displayed":[118],"for":[119],"all":[120],"cells.":[121]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}