{"id":"https://openalex.org/W2141875245","doi":"https://doi.org/10.1109/iscas.2008.4541814","title":"PVT-invariant single-to-differential data converter with minimum skew and duty-ratio distortion","display_name":"PVT-invariant single-to-differential data converter with minimum skew and duty-ratio distortion","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2141875245","doi":"https://doi.org/10.1109/iscas.2008.4541814","mag":"2141875245"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060289139","display_name":"Youn-sik Park","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]},{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youn-Sik Park","raw_affiliation_strings":["School of Information and Communication Engineering, Sungkyunkwan University, Suwon, Korea","DRAM Design Team, Samsung Electronics Co., Ltd., Hwasung, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Communication Engineering, Sungkyunkwan University, Suwon, Korea","institution_ids":["https://openalex.org/I848706"]},{"raw_affiliation_string":"DRAM Design Team, Samsung Electronics Co., Ltd., Hwasung, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090964434","display_name":"Sung-Wook Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sung-Wook Lee","raw_affiliation_strings":["School of Information and Communication Engineering, Sungkyunkwan University, Suwon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Communication Engineering, Sungkyunkwan University, Suwon, Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012892234","display_name":"Bai\u2010Sun Kong","orcid":"https://orcid.org/0000-0002-1077-7038"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Bai-Sun Kong","raw_affiliation_strings":["School of Information and Communication Engineering, Sungkyunkwan University, Suwon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Communication Engineering, Sungkyunkwan University, Suwon, Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004059216","display_name":"Kwang\u2010Il Park","orcid":"https://orcid.org/0000-0002-0199-8090"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwang-Il Park","raw_affiliation_strings":["DRAM Design Team, Semiconductor Business, Samsung Electronics Co., Ltd., Hwasung, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design Team, Semiconductor Business, Samsung Electronics Co., Ltd., Hwasung, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014249580","display_name":"Jeong-Don Ihm","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jeong-Don Ihm","raw_affiliation_strings":["DRAM Design Team, Semiconductor Business, Samsung Electronics Co., Ltd., Hwasung, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design Team, Semiconductor Business, Samsung Electronics Co., Ltd., Hwasung, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103592344","display_name":"Joo-Sun Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joo-Sun Choi","raw_affiliation_strings":["DRAM Design Team, Semiconductor Business, Samsung Electronics Co., Ltd., Hwasung, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design Team, Semiconductor Business, Samsung Electronics Co., Ltd., Hwasung, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110208352","display_name":"Young-Hyun Jun","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young-Hyun Jun","raw_affiliation_strings":["DRAM Design Team, Semiconductor Business, Samsung Electronics Co., Ltd., Hwasung, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Design Team, Semiconductor Business, Samsung Electronics Co., Ltd., Hwasung, Korea","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6784,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74693382,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1902","last_page":"1905"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6875898241996765},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5813497304916382},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.518733561038971},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.4880737066268921},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4707658290863037},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41100767254829407},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4107576608657837},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3767393231391907},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.33689072728157043},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.319613516330719},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23223751783370972},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21479207277297974},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19948869943618774},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10406678915023804}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6875898241996765},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5813497304916382},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.518733561038971},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.4880737066268921},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4707658290863037},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41100767254829407},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4107576608657837},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3767393231391907},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.33689072728157043},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.319613516330719},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23223751783370972},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21479207277297974},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19948869943618774},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10406678915023804},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8199999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1544623790","https://openalex.org/W1569021891","https://openalex.org/W1937724927","https://openalex.org/W2101597431","https://openalex.org/W2115809483","https://openalex.org/W2300712799","https://openalex.org/W4243164749"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W3117675750","https://openalex.org/W3120961607","https://openalex.org/W2141743053","https://openalex.org/W2037276323","https://openalex.org/W3095633856"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"PVT-invariant":[3,21],"single-to-differential":[4],"signal":[5],"converter":[6],"(SDQ":[7],"applicable":[8],"to":[9,103,139],"the":[10,36,62,67,116],"output":[11,40],"circuitry":[12],"of":[13,39,73,77,81,83,89,109],"high-speed":[14],"DDR":[15,45,112],"SDRAM.":[16,46],"The":[17,47,57,106],"proposed":[18,48,68,117],"SDC":[19,49,69],"generates":[20],"differential-output":[22],"sampling":[23],"clock":[24],"using":[25,52,115],"a":[26,31,93,110],"phase":[27],"interpolation":[28],"technique":[29],"and":[30,34,86,97,132],"symmetric":[32],"structure,":[33],"improves":[35],"aperture":[37,127],"window":[38,128],"data":[41,124],"in":[42,137],"source":[43],"synchronous":[44],"was":[50],"simulated":[51],"1.8-V":[53],"80-nm":[54],"DRAM":[55],"technology.":[56],"comparison":[58,138],"result":[59],"indicates":[60],"that":[61],"differential":[63],"clocks":[64],"generated":[65],"by":[66,130,135],"achieve":[70],"80.6%":[71],"reduction":[72,76,82,88],"skew,":[74],"76.6%":[75],"duty-cycle":[78],"distortion,":[79],"61.7%":[80],"delay":[84],"variation,":[85],"8.5%":[87],"maximum":[90],"current":[91],"for":[92],"given":[94],"process,":[95],"voltage,":[96],"temperature":[98],"(PVT)":[99],"variations,":[100],"as":[101],"compared":[102],"conventional":[104,140],"SDCs.":[105],"I/O":[107,141],"interface":[108],"source-synchronous":[111],"SDRAM":[113],"designed":[114],"SDC,":[118],"which":[119],"is":[120],"operating":[121],"at":[122],"1.0-Gbps/pin":[123],"rate":[125],"has":[126],"increased":[129],"15.3%":[131],"ISI":[133],"improved":[134],"67.7%":[136],"interface.":[142]},"counts_by_year":[{"year":2017,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}