{"id":"https://openalex.org/W2171071906","doi":"https://doi.org/10.1109/iscas.2008.4541789","title":"ILP-based optimization of time-multiplexed I/O assignment for multi-FPGA systems","display_name":"ILP-based optimization of time-multiplexed I/O assignment for multi-FPGA systems","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2171071906","doi":"https://doi.org/10.1109/iscas.2008.4541789","mag":"2171071906"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541789","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023159580","display_name":"Masato Inagi","orcid":null},"institutions":[{"id":"https://openalex.org/I17056963","display_name":"The University of Kitakyushu","ror":"https://ror.org/03mfefw72","country_code":"JP","type":"education","lineage":["https://openalex.org/I17056963"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Masato Inagi","raw_affiliation_strings":["Faculty of Environmental Engineering, The University of Kitakyushu, 1-1 Hibikino, Wakamatsu-ku, Fukuoka, 808-0135, JAPAN"],"affiliations":[{"raw_affiliation_string":"Faculty of Environmental Engineering, The University of Kitakyushu, 1-1 Hibikino, Wakamatsu-ku, Fukuoka, 808-0135, JAPAN","institution_ids":["https://openalex.org/I17056963"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077400219","display_name":"Yasuhiro Takashima","orcid":null},"institutions":[{"id":"https://openalex.org/I17056963","display_name":"The University of Kitakyushu","ror":"https://ror.org/03mfefw72","country_code":"JP","type":"education","lineage":["https://openalex.org/I17056963"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiro Takashima","raw_affiliation_strings":["Faculty of Environmental Engineering, The University of Kitakyushu, 1-1 Hibikino, Wakamatsu-ku, Fukuoka, 808-0135, JAPAN"],"affiliations":[{"raw_affiliation_string":"Faculty of Environmental Engineering, The University of Kitakyushu, 1-1 Hibikino, Wakamatsu-ku, Fukuoka, 808-0135, JAPAN","institution_ids":["https://openalex.org/I17056963"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101880156","display_name":"Yuichi Nakamura","orcid":"https://orcid.org/0000-0003-3710-0534"},"institutions":[{"id":"https://openalex.org/I99978038","display_name":"Core Laboratories (United States)","ror":"https://ror.org/00scjy223","country_code":"US","type":"company","lineage":["https://openalex.org/I99978038"]},{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Yuichi Nakamura","raw_affiliation_strings":["System IP Core Laboratories, NEC Corporation, 1753 Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa, 211-8666, JAPAN"],"affiliations":[{"raw_affiliation_string":"System IP Core Laboratories, NEC Corporation, 1753 Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa, 211-8666, JAPAN","institution_ids":["https://openalex.org/I118347220","https://openalex.org/I99978038"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100710412","display_name":"Atsushi Takahashi","orcid":"https://orcid.org/0000-0003-3821-5325"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Atsushi Takahashi","raw_affiliation_strings":["Dept. of Comms. and Integrated Systems, Tokyo Institute of Technology, 2-12-1 Ookayama, Meguro-ku, 152-8550, JAPAN"],"affiliations":[{"raw_affiliation_string":"Dept. of Comms. and Integrated Systems, Tokyo Institute of Technology, 2-12-1 Ookayama, Meguro-ku, 152-8550, JAPAN","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5023159580"],"corresponding_institution_ids":["https://openalex.org/I17056963"],"apc_list":null,"apc_paid":null,"fwci":0.3329,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.6745699,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8958954215049744},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.8475380539894104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.71541428565979},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.7034850120544434},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.46623584628105164},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4360211193561554},{"id":"https://openalex.org/keywords/time-constraint","display_name":"Time constraint","score":0.42917680740356445},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4083290696144104},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3962281048297882},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36117905378341675},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22739240527153015},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13247117400169373},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.093028724193573},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08889517188072205}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8958954215049744},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.8475380539894104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.71541428565979},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.7034850120544434},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.46623584628105164},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4360211193561554},{"id":"https://openalex.org/C2775907273","wikidata":"https://www.wikidata.org/wiki/Q7805281","display_name":"Time constraint","level":2,"score":0.42917680740356445},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4083290696144104},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3962281048297882},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36117905378341675},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22739240527153015},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13247117400169373},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.093028724193573},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08889517188072205},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541789","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2025812093","https://openalex.org/W2042549343","https://openalex.org/W2078174680","https://openalex.org/W2095117703","https://openalex.org/W2120970098","https://openalex.org/W2121066557","https://openalex.org/W2148658001","https://openalex.org/W2152406824","https://openalex.org/W2161455936","https://openalex.org/W2169060214","https://openalex.org/W2340149117","https://openalex.org/W2913132751","https://openalex.org/W4236269389","https://openalex.org/W6684948532","https://openalex.org/W6722013168"],"related_works":["https://openalex.org/W431360389","https://openalex.org/W4318684556","https://openalex.org/W1998182654","https://openalex.org/W2258948885","https://openalex.org/W1989617274","https://openalex.org/W2003701703","https://openalex.org/W181065026","https://openalex.org/W2092309091","https://openalex.org/W2187051616","https://openalex.org/W2111804337"],"abstract_inverted_index":{"Due":[0],"to":[1,13,34,91],"the":[2,19,21,36,41,45,77,84],"limited":[3],"device":[4],"capacity":[5],"of":[6,23,26,38,40,52,61,80],"an":[7,31],"FPGA,":[8],"multi-FPGA":[9],"systems":[10],"are":[11,49],"used":[12],"verify":[14],"huge":[15],"state-of-the-art":[16],"circuits.":[17],"In":[18],"case,":[20],"number":[22,37,79],"I/O":[24,59],"signals":[25,60,90],"each":[27],"sub-circuit":[28,63],"implemented":[29],"in":[30],"FPGA":[32],"tends":[33],"exceed":[35],"I/O-pins":[39,82],"FPGA.":[42],"To":[43],"resolve":[44],"problem,":[46],"time-multiplexed":[47,53],"I/Os":[48,54,68],"used.":[50],"Each":[51],"is":[55],"shared":[56],"by":[57,64,88],"multiple":[58],"a":[62],"time-division.":[65],"Since":[66],"timemultiplexed":[67],"introduce":[69],"large":[70],"delay,":[71],"we":[72],"propose":[73],"algorithms":[74],"which":[75],"obtain":[76],"optimal":[78],"required":[81],"under":[83],"given":[85],"timing":[86],"constraint":[87],"choosing":[89],"be":[92],"time-multiplexed.":[93]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}