{"id":"https://openalex.org/W2111897168","doi":"https://doi.org/10.1109/iscas.2008.4541774","title":"Inter-signal timing skew compensation of parallel links with voltage-mode incremental signaling","display_name":"Inter-signal timing skew compensation of parallel links with voltage-mode incremental signaling","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2111897168","doi":"https://doi.org/10.1109/iscas.2008.4541774","mag":"2111897168"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102988582","display_name":"An Hu","orcid":"https://orcid.org/0000-0003-2810-9545"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"An Hu","raw_affiliation_strings":["Department of Electrical and Computer Engineering of Ryerson University, Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering of Ryerson University, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100698597","display_name":"Fei Yuan","orcid":"https://orcid.org/0000-0001-7758-5455"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Fei Yuan","raw_affiliation_strings":["Department of Electrical and Computer Engineering of Ryerson University, Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering of Ryerson University, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102988582"],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13263795,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1740","last_page":"1743"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.8393756151199341},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6065999269485474},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5867943167686462},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5767452120780945},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.5530135631561279},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.5247825980186462},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.5024523735046387},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47166717052459717},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.45087242126464844},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4449097812175751},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4405825734138489},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3289774954319},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.23232969641685486},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19856983423233032},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17692378163337708},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15219077467918396},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12942937016487122}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8393756151199341},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6065999269485474},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5867943167686462},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5767452120780945},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.5530135631561279},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.5247825980186462},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.5024523735046387},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47166717052459717},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.45087242126464844},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4449097812175751},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4405825734138489},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3289774954319},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.23232969641685486},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19856983423233032},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17692378163337708},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15219077467918396},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12942937016487122},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1526198668","https://openalex.org/W1540664825","https://openalex.org/W1551927311","https://openalex.org/W1857693640","https://openalex.org/W1872349506","https://openalex.org/W2010341193","https://openalex.org/W2018092108","https://openalex.org/W2043037338","https://openalex.org/W2050407686","https://openalex.org/W2065318410","https://openalex.org/W2099929920","https://openalex.org/W2124525200","https://openalex.org/W2157461133","https://openalex.org/W2158250626","https://openalex.org/W2164431584","https://openalex.org/W2174076762","https://openalex.org/W2175519525","https://openalex.org/W2176469239","https://openalex.org/W2541606260","https://openalex.org/W3027436179"],"related_works":["https://openalex.org/W2044867305","https://openalex.org/W3161676474","https://openalex.org/W2164834710","https://openalex.org/W4232019485","https://openalex.org/W2028052815","https://openalex.org/W2128528443","https://openalex.org/W2011677428","https://openalex.org/W4327499872","https://openalex.org/W2123512677","https://openalex.org/W2163318442"],"abstract_inverted_index":{"Inter-signal":[0],"timing":[1,7,26,63,78],"skew":[2,27,97],"gives":[3],"rise":[4],"to":[5,44,61,67,76,86,91],"reduced":[6],"margins":[8],"at":[9,55],"the":[10,14,46,56,69,74,88,92,105,109,114],"receiver":[11],"and":[12,48,65],"limits":[13],"data":[15],"rate":[16],"of":[17,51,58,73,104,108,113],"parallel":[18,31,124],"links.":[19],"This":[20],"paper":[21],"proposes":[22],"a":[23,121,139],"new":[24],"inter-signal":[25,62],"compensation":[28,98],"technique":[29,39],"for":[30],"links":[32],"with":[33,102,134],"voltage-mode":[34],"incremental":[35],"signaling.":[36],"The":[37,96,111],"proposed":[38,115],"employs":[40],"an":[41],"early/late":[42],"block":[43],"detect":[45],"rising":[47],"falling":[49],"edges":[50],"adjacent":[52],"pulses":[53],"generated":[54],"output":[57],"comparators":[59],"due":[60],"skews,":[64],"subsequently":[66],"allocate":[68],"optimal":[70,93],"sampling":[71,89,94],"point":[72],"samplers":[75],"maximize":[77],"margins.":[79],"Two":[80],"delay-locked":[81],"loops":[82],"(DLLs)":[83],"are":[84],"employed":[85],"place":[87],"clock":[90],"position.":[95],"range":[99,107],"is":[100,118],"quantified":[101],"reference":[103],"delay":[106],"DLLs.":[110],"effectiveness":[112],"deskewing":[116],"method":[117],"validated":[119],"using":[120],"1":[122],"Gbyte/s":[123],"link":[125],"implemented":[126],"in":[127],"UMC-0.13":[128],"mum":[129],"1.2":[130],"V":[131],"CMOS":[132],"technology":[133],"three":[135],"microstrip":[136],"channels":[137],"on":[138],"FR4":[140],"substrate.":[141]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}