{"id":"https://openalex.org/W2159113090","doi":"https://doi.org/10.1109/iscas.2008.4541773","title":"A high-speed variable phase accumulator for an ADPLL architecture","display_name":"A high-speed variable phase accumulator for an ADPLL architecture","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2159113090","doi":"https://doi.org/10.1109/iscas.2008.4541773","mag":"2159113090"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084132515","display_name":"Liangge Xu","orcid":"https://orcid.org/0000-0002-2332-5321"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liangge Xu","raw_affiliation_strings":["Electronic Circuit Design Laboratory, Helsinki University of Technology, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Circuit Design Laboratory, Helsinki University of Technology, Finland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021085626","display_name":"S. Lindfors","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Saska Lindfors","raw_affiliation_strings":["Electronic Circuit Design Laboratory, Helsinki University of Technology, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Circuit Design Laboratory, Helsinki University of Technology, Finland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6959,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.8562585,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1736","last_page":"1739"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/accumulator","display_name":"Accumulator (cryptography)","score":0.6945558190345764},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5999093651771545},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5624973773956299},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5343849658966064},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5037960410118103},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4857052266597748},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.43556928634643555},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22700029611587524},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.180397629737854},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.151664137840271},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.1469065546989441},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1243429183959961}],"concepts":[{"id":"https://openalex.org/C2078106","wikidata":"https://www.wikidata.org/wiki/Q14906620","display_name":"Accumulator (cryptography)","level":2,"score":0.6945558190345764},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5999093651771545},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5624973773956299},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5343849658966064},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5037960410118103},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4857052266597748},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.43556928634643555},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22700029611587524},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.180397629737854},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.151664137840271},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.1469065546989441},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1243429183959961},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6499999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321855","display_name":"Tekes","ror":"https://ror.org/02ag8cq23"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1570624637","https://openalex.org/W2011302123","https://openalex.org/W2047814220","https://openalex.org/W2113319198","https://openalex.org/W2115581704","https://openalex.org/W2143359229","https://openalex.org/W2151494083","https://openalex.org/W2152144298"],"related_works":["https://openalex.org/W2367867835","https://openalex.org/W2021816285","https://openalex.org/W1576949837","https://openalex.org/W1510566140","https://openalex.org/W2248088915","https://openalex.org/W2368917568","https://openalex.org/W2386379866","https://openalex.org/W2374433221","https://openalex.org/W1986357832","https://openalex.org/W2354514782"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,30,95,101,111],"high-speed":[4,42],"topology":[5,21,46,79],"for":[6],"the":[7,23,26,35,39,45,51,54,60,65,70,74,81,87,90,107],"variable":[8],"phase":[9],"accumulator":[10],"(VPA)":[11],"in":[12,38,59,89,100,119],"an":[13],"all":[14],"digital":[15,31],"phase-locked":[16],"loop":[17],"(ADPLL)":[18],"architecture.":[19],"The":[20,41,77],"increases":[22],"speed":[24,112],"of":[25,44,114],"VPA,":[27],"which":[28],"is":[29,47,57],"block":[32],"running":[33],"at":[34],"highest":[36,91],"frequency":[37,62,92],"ADPLL.":[40],"feature":[43],"achieved":[48],"by":[49],"exploiting":[50],"fact":[52],"that":[53],"VPA":[55,108],"output":[56],"used":[58],"reference":[61],"domain":[63,93],"while":[64],"circuit":[66],"needs":[67],"to":[68,94,109],"handle":[69],"RF":[71],"signal":[72],"from":[73],"ADPLL":[75],"output.":[76],"new":[78],"minimizes":[80],"timing":[82],"critical":[83],"path":[84],"and":[85],"reduces":[86],"logic":[88],"shift":[96],"register.":[97],"As":[98],"demonstrated":[99],"65-nm":[102],"CMOS":[103],"process,":[104],"it":[105],"allows":[106],"have":[110],"increase":[113],"about":[115],"60%":[116],"without":[117],"penalty":[118],"power":[120],"dissipation":[121],"or":[122],"silicon":[123],"area.":[124]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}