{"id":"https://openalex.org/W2127243606","doi":"https://doi.org/10.1109/iscas.2008.4541767","title":"Comparison of programmable linear resistors based on quasi-floating gate MOSFETs","display_name":"Comparison of programmable linear resistors based on quasi-floating gate MOSFETs","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2127243606","doi":"https://doi.org/10.1109/iscas.2008.4541767","mag":"2127243606"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078762976","display_name":"A. Torralba","orcid":"https://orcid.org/0000-0001-6887-6146"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Torralba","raw_affiliation_strings":["Escuela Superior de Ingenieros, Universidad de Sevilla, Camino de los Descubrimientos s/n, 41092, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Escuela Superior de Ingenieros, Universidad de Sevilla, Camino de los Descubrimientos s/n, 41092, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073098167","display_name":"J. Gal\u00e1n","orcid":"https://orcid.org/0000-0003-1304-8372"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Galan","raw_affiliation_strings":["Escuela Superior de Ingenieros, Universidad de Sevilla, Camino de los Descubrimientos s/n, 41092, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Escuela Superior de Ingenieros, Universidad de Sevilla, Camino de los Descubrimientos s/n, 41092, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075695526","display_name":"C. Luj\u00e1n\u2010Mart\u00ednez","orcid":"https://orcid.org/0000-0003-4389-7375"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"C. Lujan-Martinez","raw_affiliation_strings":["Escuela Superior de Ingenieros, Universidad de Sevilla, Camino de los Descubrimientos s/n, 41092, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Escuela Superior de Ingenieros, Universidad de Sevilla, Camino de los Descubrimientos s/n, 41092, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089442866","display_name":"R.G. Carvajal","orcid":"https://orcid.org/0000-0003-3891-8987"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R.G. Carvajal","raw_affiliation_strings":["Escuela Superior de Ingenieros, Universidad de Sevilla, Camino de los Descubrimientos s/n, 41092, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Escuela Superior de Ingenieros, Universidad de Sevilla, Camino de los Descubrimientos s/n, 41092, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045738320","display_name":"J. Ram\u0131\u0301rez-Angulo","orcid":"https://orcid.org/0000-0001-5977-616X"},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaime Ramirez-Angulo","raw_affiliation_strings":["Klipsch School of Electrical and Computer Engineering, New Mexico State University, Box 30001/Dept.3-0 Las Cruces, 88003-0001, USA","Klipsch School of Electrical and Computer Engineering, New Mexico State University, Box 30001/Dept.3-0, Las Cruces, 88003-0001 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Klipsch School of Electrical and Computer Engineering, New Mexico State University, Box 30001/Dept.3-0 Las Cruces, 88003-0001, USA","institution_ids":["https://openalex.org/I10052268"]},{"raw_affiliation_string":"Klipsch School of Electrical and Computer Engineering, New Mexico State University, Box 30001/Dept.3-0, Las Cruces, 88003-0001 USA","institution_ids":["https://openalex.org/I10052268"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084248588","display_name":"Antonio J. L\u00f3pez\u2010Mart\u00edn","orcid":"https://orcid.org/0000-0001-7629-0305"},"institutions":[{"id":"https://openalex.org/I175051016","display_name":"Universidad P\u00fablica de Navarra (UPNA)","ror":"https://ror.org/02z0cah89","country_code":"ES","type":"education","lineage":["https://openalex.org/I175051016"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Lopez-Martin","raw_affiliation_strings":["Dpto. de Ingenier\u00eda Electr\u00f3nica, Universidad P\u00fablica de Navarra, 41007 Pamplona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dpto. de Ingenier\u00eda Electr\u00f3nica, Universidad P\u00fablica de Navarra, 41007 Pamplona, Spain","institution_ids":["https://openalex.org/I175051016"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.354,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.79478927,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1712","last_page":"1715"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.8387162685394287},{"id":"https://openalex.org/keywords/triode","display_name":"Triode","score":0.8352493047714233},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6385005116462708},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5237536430358887},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5211524963378906},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47508230805397034},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.41731369495391846},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4137308895587921},{"id":"https://openalex.org/keywords/active-load","display_name":"Active load","score":0.4118632972240448},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3717014789581299},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3559185266494751},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27101707458496094}],"concepts":[{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.8387162685394287},{"id":"https://openalex.org/C123544296","wikidata":"https://www.wikidata.org/wiki/Q176129","display_name":"Triode","level":4,"score":0.8352493047714233},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6385005116462708},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5237536430358887},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5211524963378906},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47508230805397034},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.41731369495391846},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4137308895587921},{"id":"https://openalex.org/C29760048","wikidata":"https://www.wikidata.org/wiki/Q4677562","display_name":"Active load","level":4,"score":0.4118632972240448},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3717014789581299},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3559185266494751},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27101707458496094}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1522784908","https://openalex.org/W1533614470","https://openalex.org/W1965081201","https://openalex.org/W2024693563","https://openalex.org/W2093738857","https://openalex.org/W2101809138","https://openalex.org/W2145135294","https://openalex.org/W2149926425","https://openalex.org/W2168401875","https://openalex.org/W2169868332"],"related_works":["https://openalex.org/W1995167383","https://openalex.org/W4238016235","https://openalex.org/W2054040321","https://openalex.org/W4248679112","https://openalex.org/W2054422038","https://openalex.org/W2131291506","https://openalex.org/W2129063613","https://openalex.org/W2149536603","https://openalex.org/W1970078638","https://openalex.org/W2034022343"],"abstract_inverted_index":{"Programmable":[0],"linear":[1,44],"resistors":[2],"are":[3],"usually":[4],"implemented":[5],"using":[6],"MOS":[7,31],"transistors":[8],"biased":[9],"in":[10,34,69],"the":[11,26,35,60],"triode":[12],"region.":[13,37],"Recently":[14],"a":[15,30,56],"technique,":[16],"based":[17,47],"on":[18,48],"quasi-floating-gate":[19],"transistors,":[20],"has":[21],"been":[22],"introduced":[23],"to":[24],"linearize":[25],"V-I":[27],"characteristic":[28],"of":[29,71],"transistor":[32],"operating":[33],"ohmic":[36],"In":[38],"this":[39],"paper":[40],"an":[41],"improved":[42],"programmable":[43],"resistor":[45],"also":[46],"quasi-floating":[49],"gate":[50],"techniques":[51],"is":[52],"presented,":[53],"which":[54],"provides":[55],"larger":[57],"conductance":[58],"than":[59],"conventional":[61],"fixed":[62],"gate-voltage":[63],"implementation":[64],"and":[65],"features":[66],"better":[67],"performance":[68],"terms":[70],"linearity.":[72]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}
