{"id":"https://openalex.org/W2147610158","doi":"https://doi.org/10.1109/iscas.2008.4541758","title":"A novel hardware acceleration scheme for java method calls","display_name":"A novel hardware acceleration scheme for java method calls","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2147610158","doi":"https://doi.org/10.1109/iscas.2008.4541758","mag":"2147610158"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068357189","display_name":"Tero S\u00e4ntti","orcid":null},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]},{"id":"https://openalex.org/I183173800","display_name":"Turku Centre for Computer Science","ror":"https://ror.org/00vy7ed73","country_code":"FI","type":"facility","lineage":["https://openalex.org/I130217899","https://openalex.org/I155660961","https://openalex.org/I183173800"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Tero Santti","raw_affiliation_strings":["Turku Centre for Computer Science, Finland","Department of Information Technology, University of Turku, Finland","Turku Center for Computer Science, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Turku Centre for Computer Science, Finland","institution_ids":["https://openalex.org/I183173800"]},{"raw_affiliation_string":"Department of Information Technology, University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Turku Center for Computer Science, Finland","institution_ids":["https://openalex.org/I183173800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067885093","display_name":"Joonas Tyystj\u00e4rvi","orcid":null},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]},{"id":"https://openalex.org/I183173800","display_name":"Turku Centre for Computer Science","ror":"https://ror.org/00vy7ed73","country_code":"FI","type":"facility","lineage":["https://openalex.org/I130217899","https://openalex.org/I155660961","https://openalex.org/I183173800"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Joonas Tyystjarvi","raw_affiliation_strings":["Turku Centre for Computer Science, Finland","Department of Information Technology, University of Turku, Finland","Turku Center for Computer Science, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Turku Centre for Computer Science, Finland","institution_ids":["https://openalex.org/I183173800"]},{"raw_affiliation_string":"Department of Information Technology, University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Turku Center for Computer Science, Finland","institution_ids":["https://openalex.org/I183173800"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075314597","display_name":"Juha Plosila","orcid":"https://orcid.org/0000-0003-4018-5495"},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Juha Plosila","raw_affiliation_strings":["Dept. of Information Technology, University of Turku, Finland","Department of Information Technology, University of Turku, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Information Technology, University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Department of Information Technology, University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5637,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63108504,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1676","last_page":"1679"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8368170261383057},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.6695929169654846},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6321980953216553},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6184015274047852},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6155235171318054},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5290255546569824},{"id":"https://openalex.org/keywords/embedded-java","display_name":"Embedded Java","score":0.523453414440155},{"id":"https://openalex.org/keywords/strictfp","display_name":"strictfp","score":0.5205408334732056},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5202537775039673},{"id":"https://openalex.org/keywords/real-time-java","display_name":"Real time Java","score":0.4604414701461792},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.45377403497695923},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4520617723464966},{"id":"https://openalex.org/keywords/virtual-machine","display_name":"Virtual machine","score":0.44202980399131775},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4398481547832489},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.437095046043396},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.42952635884284973},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.428988516330719},{"id":"https://openalex.org/keywords/java-concurrency","display_name":"Java concurrency","score":0.4111136496067047},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3967563807964325}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8368170261383057},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.6695929169654846},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6321980953216553},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6184015274047852},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6155235171318054},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5290255546569824},{"id":"https://openalex.org/C175224512","wikidata":"https://www.wikidata.org/wiki/Q1334980","display_name":"Embedded Java","level":5,"score":0.523453414440155},{"id":"https://openalex.org/C174954855","wikidata":"https://www.wikidata.org/wiki/Q7623626","display_name":"strictfp","level":4,"score":0.5205408334732056},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5202537775039673},{"id":"https://openalex.org/C132106392","wikidata":"https://www.wikidata.org/wiki/Q1373903","display_name":"Real time Java","level":3,"score":0.4604414701461792},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.45377403497695923},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4520617723464966},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.44202980399131775},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4398481547832489},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.437095046043396},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.42952635884284973},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.428988516330719},{"id":"https://openalex.org/C181907185","wikidata":"https://www.wikidata.org/wiki/Q1100098","display_name":"Java concurrency","level":4,"score":0.4111136496067047},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3967563807964325},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Responsible consumption and production","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/12"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W110873351","https://openalex.org/W1514258760","https://openalex.org/W1528464222","https://openalex.org/W1903763382","https://openalex.org/W2028577120","https://openalex.org/W2537800267","https://openalex.org/W2538992236"],"related_works":["https://openalex.org/W1780290295","https://openalex.org/W2170470279","https://openalex.org/W2582080837","https://openalex.org/W2121819567","https://openalex.org/W2130106957","https://openalex.org/W1553103764","https://openalex.org/W2361770091","https://openalex.org/W2008632039","https://openalex.org/W2041674393","https://openalex.org/W2360912707"],"abstract_inverted_index":{"This":[0,90,105],"paper":[1],"presents":[2],"a":[3,78,108,111],"novel":[4],"strategy":[5,33],"for":[6,27,121],"accelerating":[7],"the":[8,12,28,50,63,70,84,87,93,96],"method":[9,29],"calls":[10],"in":[11,59,77],"REALJava":[13],"co-processor.":[14],"The":[15,32,52,73],"hardware":[16],"assisted":[17],"virtual":[18,71],"machine":[19],"architecture":[20],"is":[21,34,54,75,107],"described":[22],"shortly":[23],"to":[24,56,69],"provide":[25],"context":[26],"call":[30],"acceleration.":[31],"realized":[35],"as":[36],"an":[37,117],"FPGA":[38],"prototype.":[39],"It":[40],"allows":[41,101],"measurements":[42],"of":[43,92,110,116],"real":[44],"life":[45],"performance":[46,65],"increase,":[47],"and":[48,66,100],"validates":[49],"concept.":[51],"system":[53,102],"intended":[55],"be":[57],"used":[58],"embedded":[60],"environments,":[61],"limiting":[62],"CPU":[64],"memory":[67],"available":[68],"machine.":[72],"co-processor":[74,97,120],"designed":[76],"highly":[79],"modular":[80],"fashion,":[81],"especially":[82],"separating":[83],"communication":[85],"from":[86],"actual":[88],"core.":[89],"modularity":[91],"design":[94,115],"makes":[95],"more":[98],"reusable":[99],"level":[103],"scalability.":[104],"work":[106],"part":[109],"project":[112],"focusing":[113],"on":[114],"advanced":[118],"Java":[119,122],"intensive":[123],"SoC":[124],"applications.":[125]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}