{"id":"https://openalex.org/W2105014900","doi":"https://doi.org/10.1109/iscas.2008.4541723","title":"An alias-locked loop frequency synthesis architecture","display_name":"An alias-locked loop frequency synthesis architecture","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2105014900","doi":"https://doi.org/10.1109/iscas.2008.4541723","mag":"2105014900"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541723","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541723","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110199083","display_name":"Leendert van den Berg","orcid":null},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Leendert van den Berg","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","Dept. of Electr. & Comput. Eng, Univ. of Alberta, Edmonton, AB"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Univ. of Alberta, Edmonton, AB","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066973305","display_name":"D.G. Elliott","orcid":"https://orcid.org/0000-0003-0438-1800"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Duncan G. Elliott","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","Dept. of Electr. & Comput. Eng, Univ. of Alberta, Edmonton, AB"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Univ. of Alberta, Edmonton, AB","institution_ids":["https://openalex.org/I154425047"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5110199083"],"corresponding_institution_ids":["https://openalex.org/I154425047"],"apc_list":null,"apc_paid":null,"fwci":0.3329,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.64641797,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1536","last_page":"1539"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8734009265899658},{"id":"https://openalex.org/keywords/alias","display_name":"Alias","score":0.7888621091842651},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.6881424784660339},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.6501480340957642},{"id":"https://openalex.org/keywords/aliasing","display_name":"Aliasing","score":0.6415396928787231},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6099476218223572},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4802120625972748},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.4780605137348175},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46739277243614197},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24726799130439758},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.20090454816818237},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.166640043258667},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.12166687846183777},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1181708574295044}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8734009265899658},{"id":"https://openalex.org/C46681722","wikidata":"https://www.wikidata.org/wiki/Q4725589","display_name":"Alias","level":2,"score":0.7888621091842651},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.6881424784660339},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.6501480340957642},{"id":"https://openalex.org/C4069607","wikidata":"https://www.wikidata.org/wiki/Q868732","display_name":"Aliasing","level":3,"score":0.6415396928787231},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6099476218223572},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4802120625972748},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4780605137348175},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46739277243614197},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24726799130439758},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.20090454816818237},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.166640043258667},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.12166687846183777},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1181708574295044},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541723","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541723","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1500201982","https://openalex.org/W1536277326","https://openalex.org/W2046968876","https://openalex.org/W2105317509","https://openalex.org/W2137438349","https://openalex.org/W2151386067","https://openalex.org/W2154332266","https://openalex.org/W6631857683"],"related_works":["https://openalex.org/W1504255744","https://openalex.org/W2156709612","https://openalex.org/W2044306001","https://openalex.org/W2787928226","https://openalex.org/W1526852205","https://openalex.org/W183731308","https://openalex.org/W2088484122","https://openalex.org/W2087544024","https://openalex.org/W2794362562","https://openalex.org/W2041950498"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,33,49],"phase-locked":[4],"loop":[5,16],"(PLL)":[6],"using":[7],"an":[8,14],"aliasing":[9],"divider,":[10],"referred":[11],"to":[12,24,56],"as":[13],"alias-locked":[15,47],"(ALL).":[17],"The":[18],"ALL":[19,81],"architecture":[20,59],"makes":[21],"it":[22],"possible":[23],"create":[25],"high-speed":[26],"frequency":[27],"synthesis":[28],"circuits":[29],"without":[30],"relying":[31],"on":[32],"traditional":[34],"divider":[35],"in":[36,60,84],"the":[37,42,46,58,61,67,80],"feedback":[38],"path.":[39],"To":[40],"examine":[41],"lock-in":[43],"behaviour":[44],"of":[45,69,72,79],"loop,":[48],"nonlinear":[50],"model":[51],"is":[52,82],"developed":[53],"and":[54,88],"used":[55],"simulate":[57],"locked":[62],"state.":[63],"Simulation":[64],"results":[65],"demonstrate":[66],"existence":[68],"stable":[70],"modes":[71],"operation":[73],"with":[74],"bounded":[75],"orbits.":[76],"A":[77],"version":[78],"designed":[83],"90-nm":[85],"CMOS":[86],"technology":[87],"simulated.":[89]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}