{"id":"https://openalex.org/W2132385758","doi":"https://doi.org/10.1109/iscas.2008.4541638","title":"Variability-aware design of subthreshold devices","display_name":"Variability-aware design of subthreshold devices","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2132385758","doi":"https://doi.org/10.1109/iscas.2008.4541638","mag":"2132385758"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041856451","display_name":"Rodrigo Jaramillo-Ramirez","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Rodrigo Jaramillo-Ramirez","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON#TAB#","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053934895","display_name":"Javid Jaffari","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Javid Jaffari","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON#TAB#","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohab Anis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON#TAB#","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041856451"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":3.3905,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.92386563,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1196","last_page":"1199"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.9787513017654419},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.6283236742019653},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6092907786369324},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6028913855552673},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5695412158966064},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5662912130355835},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5342214703559875},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5187975764274597},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46982479095458984},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46886661648750305},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44808095693588257},{"id":"https://openalex.org/keywords/subthreshold-slope","display_name":"Subthreshold slope","score":0.41652360558509827},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3053058385848999},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17618757486343384},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12400567531585693}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.9787513017654419},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.6283236742019653},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6092907786369324},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6028913855552673},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5695412158966064},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5662912130355835},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5342214703559875},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5187975764274597},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46982479095458984},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46886661648750305},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44808095693588257},{"id":"https://openalex.org/C103566474","wikidata":"https://www.wikidata.org/wiki/Q7632226","display_name":"Subthreshold slope","level":5,"score":0.41652360558509827},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3053058385848999},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17618757486343384},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12400567531585693},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2008.4541638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:uwspace.uwaterloo.ca:10012/3156","is_oa":false,"landing_page_url":"http://hdl.handle.net/10012/3156","pdf_url":null,"source":{"id":"https://openalex.org/S4306401661","display_name":"UWSpace (University of Waterloo)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I151746483","host_organization_name":"University of Waterloo","host_organization_lineage":["https://openalex.org/I151746483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Master Thesis"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":78,"referenced_works":["https://openalex.org/W147862408","https://openalex.org/W206982311","https://openalex.org/W398027425","https://openalex.org/W612784192","https://openalex.org/W649475307","https://openalex.org/W1491082069","https://openalex.org/W1510392174","https://openalex.org/W1572010907","https://openalex.org/W1572287951","https://openalex.org/W1574732376","https://openalex.org/W1581788205","https://openalex.org/W1592319757","https://openalex.org/W1607087355","https://openalex.org/W1661368752","https://openalex.org/W1680657443","https://openalex.org/W1846979026","https://openalex.org/W1967171495","https://openalex.org/W1968803376","https://openalex.org/W1972356182","https://openalex.org/W1973137995","https://openalex.org/W2002038549","https://openalex.org/W2010372967","https://openalex.org/W2017216250","https://openalex.org/W2033443176","https://openalex.org/W2051385641","https://openalex.org/W2053774923","https://openalex.org/W2059510494","https://openalex.org/W2064484730","https://openalex.org/W2078755136","https://openalex.org/W2082795641","https://openalex.org/W2087107264","https://openalex.org/W2099278122","https://openalex.org/W2101754675","https://openalex.org/W2102580073","https://openalex.org/W2103227017","https://openalex.org/W2108312065","https://openalex.org/W2108519747","https://openalex.org/W2108726631","https://openalex.org/W2111372718","https://openalex.org/W2113957538","https://openalex.org/W2115301364","https://openalex.org/W2116353458","https://openalex.org/W2117076170","https://openalex.org/W2117648153","https://openalex.org/W2117810651","https://openalex.org/W2119884993","https://openalex.org/W2124498634","https://openalex.org/W2125263803","https://openalex.org/W2125892790","https://openalex.org/W2128469213","https://openalex.org/W2128559064","https://openalex.org/W2128626389","https://openalex.org/W2129109928","https://openalex.org/W2131862714","https://openalex.org/W2132067504","https://openalex.org/W2132729131","https://openalex.org/W2133979350","https://openalex.org/W2136276416","https://openalex.org/W2136811503","https://openalex.org/W2142702094","https://openalex.org/W2144289559","https://openalex.org/W2150724867","https://openalex.org/W2151015077","https://openalex.org/W2159448561","https://openalex.org/W2160509435","https://openalex.org/W2163231535","https://openalex.org/W2168517613","https://openalex.org/W2168559772","https://openalex.org/W2169872183","https://openalex.org/W2188838890","https://openalex.org/W2532954603","https://openalex.org/W2546182664","https://openalex.org/W2849762482","https://openalex.org/W3103339143","https://openalex.org/W3136837693","https://openalex.org/W4210341450","https://openalex.org/W4230854430","https://openalex.org/W4239145761"],"related_works":["https://openalex.org/W2545890115","https://openalex.org/W2000425643","https://openalex.org/W2062767191","https://openalex.org/W2105853365","https://openalex.org/W1978942334","https://openalex.org/W2059002234","https://openalex.org/W2786811717","https://openalex.org/W4231458110","https://openalex.org/W2762972257","https://openalex.org/W4220771873"],"abstract_inverted_index":{"Recently,":[0],"devices":[1,90],"optimized":[2,60,92],"for":[3,13,19,61,75,93],"subthreshold":[4,15,37,62,76],"operation":[5,77],"have":[6],"been":[7],"introduced":[8],"as":[9],"potential":[10],"construction":[11],"blocks":[12],"digital":[14],"logic":[16],"circuits.":[17],"However,":[18],"these":[20],"devices,":[21],"a":[22,47,58,68,73],"strong":[23],"sensitivity":[24],"to":[25,31,53],"process":[26],"variations":[27],"is":[28,51],"expected":[29],"due":[30],"the":[32,36,41,55,66,81,105,108],"exponential":[33],"relationship":[34],"of":[35,57,80,107],"drive":[38],"current":[39,84],"and":[40,85,96,100],"threshold":[42],"voltage.":[43],"In":[44],"this":[45],"paper,":[46],"yield":[48],"optimization":[49],"technique":[50],"proposed":[52],"suppress":[54],"variability":[56],"device":[59],"operation.":[63],"By":[64],"using":[65],"technique,":[67],"process/device":[69],"designer":[70],"can":[71],"optimize":[72],"transistor":[74],"in":[78],"terms":[79],"total":[82],"leakage":[83],"intrinsic":[86],"delay":[87],"bounds.":[88],"Sample":[89],"are":[91],"90":[94],"nm":[95,98],"65":[97],"technologies,":[99],"Monte":[101],"Carlo":[102],"simulations":[103],"verify":[104],"accuracy":[106],"technique.":[109]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}