{"id":"https://openalex.org/W2099802145","doi":"https://doi.org/10.1109/iscas.2008.4541562","title":"Analog design retargeting by design knowledge reuse and circuit synthesis","display_name":"Analog design retargeting by design knowledge reuse and circuit synthesis","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2099802145","doi":"https://doi.org/10.1109/iscas.2008.4541562","mag":"2099802145"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017795486","display_name":"Matthew Webb","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]},{"id":"https://openalex.org/I4210115145","display_name":"University of Minnesota, Duluth","ror":"https://ror.org/01hy4qx27","country_code":"US","type":"education","lineage":["https://openalex.org/I4210115145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Webb","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Minnesota, Duluth, Duluth, MN, USA","Electr. & Comput. Eng. Dept., Univ. of Minnesota, Duluth, MN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Minnesota, Duluth, Duluth, MN, USA","institution_ids":["https://openalex.org/I4210115145"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Univ. of Minnesota, Duluth, MN","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109898844","display_name":"Hua Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]},{"id":"https://openalex.org/I4210115145","display_name":"University of Minnesota, Duluth","ror":"https://ror.org/01hy4qx27","country_code":"US","type":"education","lineage":["https://openalex.org/I4210115145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hua Tang","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Minnesota, Duluth, Duluth, MN, USA","Electr. & Comput. Eng. Dept., Univ. of Minnesota, Duluth, MN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Minnesota, Duluth, Duluth, MN, USA","institution_ids":["https://openalex.org/I4210115145"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Univ. of Minnesota, Duluth, MN","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"892","last_page":"895"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retargeting","display_name":"Retargeting","score":0.7580573558807373},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7241038680076599},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6430975198745728},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5877577662467957},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.569261372089386},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5339326858520508},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.5313127040863037},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.49019747972488403},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4720897376537323},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.4130645990371704},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39837536215782166},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.30449169874191284},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20468416810035706},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15538686513900757},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1519218385219574},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11439168453216553},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0892227292060852},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08100488781929016},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06689494848251343}],"concepts":[{"id":"https://openalex.org/C2780575108","wikidata":"https://www.wikidata.org/wiki/Q7316652","display_name":"Retargeting","level":2,"score":0.7580573558807373},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7241038680076599},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6430975198745728},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5877577662467957},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.569261372089386},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5339326858520508},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.5313127040863037},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.49019747972488403},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4720897376537323},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.4130645990371704},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39837536215782166},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.30449169874191284},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20468416810035706},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15538686513900757},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1519218385219574},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11439168453216553},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0892227292060852},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08100488781929016},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06689494848251343},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1531446014","https://openalex.org/W1580114010","https://openalex.org/W1872183006","https://openalex.org/W1983722771","https://openalex.org/W2030129400","https://openalex.org/W2106476087","https://openalex.org/W2136284655","https://openalex.org/W2141750279","https://openalex.org/W2141776905","https://openalex.org/W2142024558","https://openalex.org/W2144133630","https://openalex.org/W2147630201","https://openalex.org/W2154507680","https://openalex.org/W2184277408","https://openalex.org/W4237482588","https://openalex.org/W6631871360","https://openalex.org/W6634586135","https://openalex.org/W6681037536"],"related_works":["https://openalex.org/W2376028644","https://openalex.org/W1605062719","https://openalex.org/W2044122268","https://openalex.org/W2102933388","https://openalex.org/W2393658466","https://openalex.org/W2383563100","https://openalex.org/W2304374807","https://openalex.org/W1964352816","https://openalex.org/W4321510758","https://openalex.org/W1965232212"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"an":[5],"empirical":[6],"method":[7,22,97],"for":[8],"efficient":[9],"analog":[10],"design":[11,15,50],"retargeting":[12,83],"by":[13],"combining":[14],"knowledge":[16],"reuse":[17],"and":[18,31,47],"circuit":[19,29,39,45,58,69],"synthesis.":[20],"The":[21],"first":[23],"decomposes":[24],"the":[25,33,53,67,72,79,86,91,96],"source":[26,92],"system":[27,81],"into":[28],"blocks":[30,70],"extracts":[32],"performance":[34,76,88],"parameter":[35],"specifications":[36],"of":[37,75],"each":[38,44,57],"block.":[40],"Then,":[41],"it":[42],"scales":[43],"block":[46,59],"defines":[48],"a":[49,99],"space":[51],"in":[52],"target":[54],"technology.":[55],"Subsequently,":[56],"is":[60,64],"synthesized.":[61],"Our":[62],"assumption":[63],"that":[65],"if":[66],"synthesized":[68],"retain":[71],"same":[73,87],"set":[74],"specifications,":[77],"then":[78],"overall":[80],"after":[82],"would":[84],"have":[85],"specification":[89],"as":[90],"system.":[93],"We":[94],"experiment":[95],"on":[98],"fourth":[100],"order":[101],"continuous-time":[102],"Delta-Sigma":[103],"modulator.":[104]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}