{"id":"https://openalex.org/W2129742172","doi":"https://doi.org/10.1109/iscas.2008.4541522","title":"A methodology for efficient design of analog circuits using an automated simulation based synthesis tool","display_name":"A methodology for efficient design of analog circuits using an automated simulation based synthesis tool","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2129742172","doi":"https://doi.org/10.1109/iscas.2008.4541522","mag":"2129742172"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100889656","display_name":"Amal Kumar Kundu","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amal Kumar Kundu","raw_affiliation_strings":["E and ECE Dept., IIT Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"E and ECE Dept., IIT Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028431859","display_name":"Tathagato Rai Dastidar","orcid":"https://orcid.org/0000-0002-8223-1333"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tathagato Rai Dastidar","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022460657","display_name":"Tarun Kanti Bhattacharyya","orcid":"https://orcid.org/0000-0002-7699-6436"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tarun Kanti Bhattacharyya","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5078937300","display_name":"Partha Ray","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Partha Ray","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3392,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66364989,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"732","last_page":"735"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6776186227798462},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5896344184875488},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.570019543170929},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5664361715316772},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5231824517250061},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5206947922706604},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.515617311000824},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4954763650894165},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4886834919452667},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.44874897599220276},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.43449458479881287},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.434217631816864},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.43158864974975586},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.35860002040863037},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35395729541778564},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.2967298626899719},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2095363438129425},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1685156226158142},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1337341070175171},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08036577701568604}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6776186227798462},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5896344184875488},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.570019543170929},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5664361715316772},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5231824517250061},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5206947922706604},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.515617311000824},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4954763650894165},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4886834919452667},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.44874897599220276},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.43449458479881287},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.434217631816864},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.43158864974975586},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.35860002040863037},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35395729541778564},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2967298626899719},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2095363438129425},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1685156226158142},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1337341070175171},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08036577701568604},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1979564935","https://openalex.org/W2096255496","https://openalex.org/W2116235542","https://openalex.org/W2128609410","https://openalex.org/W2129898575","https://openalex.org/W2142024558","https://openalex.org/W2144133630","https://openalex.org/W2170444246","https://openalex.org/W4233538641","https://openalex.org/W4236195134","https://openalex.org/W4237482588"],"related_works":["https://openalex.org/W2376028644","https://openalex.org/W1605062719","https://openalex.org/W2044122268","https://openalex.org/W2102933388","https://openalex.org/W2393658466","https://openalex.org/W2383563100","https://openalex.org/W2304374807","https://openalex.org/W2366617252","https://openalex.org/W1965232212","https://openalex.org/W1963851171"],"abstract_inverted_index":{"We":[0,89],"present":[1],"a":[2,23,101,126,130],"methodology":[3,56,94],"for":[4,125],"efficient":[5],"design":[6,93,97],"of":[7,32,59,87,121,143],"analog":[8],"circuits":[9],"using":[10],"an":[11,144],"automated":[12],"simulation":[13,75],"based":[14],"synthesis":[15,36],"tool.":[16],"In":[17,133],"this":[18,92,134,138],"methodology,":[19],"the":[20,29,33,45,48,60,66,77,84,96,107,119,141],"designer":[21],"chooses":[22],"suitable":[24],"circuit":[25,46,61,85],"topology":[26],"and":[27,72,82,104],"defines":[28],"performance":[30,50,67,112],"criteria":[31,51,68],"circuit.":[34],"The":[35],"tool":[37],"provides":[38],"optimized":[39],"device":[40],"dimensions":[41],"which":[42],"guarantees":[43],"that":[44,91],"meets":[47],"specified":[49],"across":[52],"process":[53,79],"corners.":[54],"This":[55],"is":[57],"independent":[58],"type":[62],"(as":[63],"long":[64],"as":[65],"can":[69],"be":[70],"quantified":[71],"measured":[73],"from":[74],"data),":[76],"fabrication":[78],"being":[80],"used,":[81],"also":[83,115],"simulator":[86],"choice.":[88],"show":[90],"reduces":[95],"cycle":[98],"time":[99],"by":[100],"significant":[102],"amount":[103],"helps":[105,116],"analysing":[106,118],"trade":[108],"off":[109],"between":[110],"different":[111],"criteria.":[113],"It":[114],"in":[117,129],"suitability":[120],"several":[122],"alternative":[123],"topologies":[124],"given":[127],"purpose":[128],"short":[131],"time.":[132],"paper":[135],"we":[136],"substantiate":[137],"claim":[139],"with":[140],"help":[142],"operational":[145],"amplifier":[146],"design.":[147]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}