{"id":"https://openalex.org/W2098776782","doi":"https://doi.org/10.1109/iscas.2008.4541484","title":"A Dual-Vt low leakage SRAM array robust to process variations","display_name":"A Dual-Vt low leakage SRAM array robust to process variations","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2098776782","doi":"https://doi.org/10.1109/iscas.2008.4541484","mag":"2098776782"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541484","pdf_url":null,"source":null,"license":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035555716","display_name":"Jungseob Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I1304256225","https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jungseob Lee","raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Univ. of Wisconsin, Madison, WI","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng, Univ. of Wisconsin, Madison, WI"]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022189337","display_name":"Lin Xie","orcid":"https://orcid.org/0009-0006-7164-1181"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I1304256225","https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lin Xie","raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Univ. of Wisconsin, Madison, WI","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng, Univ. of Wisconsin, Madison, WI"]},{"author_position":"last","author":{"id":"https://openalex.org/A5072204999","display_name":"Azadeh Davoodi","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I1304256225","https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Davoodi","raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Univ. of Wisconsin, Madison, WI","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng, Univ. of Wisconsin, Madison, WI"]}],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":3,"cited_by_percentile_year":{"min":78,"max":80},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Failure Analysis of Integrated Circuits","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Failure Analysis of Integrated Circuits","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"Very Large Scale Integration Testing","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-Power VLSI Circuit Design and Optimization","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"keyword":"low leakage sram array","score":0.8353}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7461966},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.630211},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4945738},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4821772},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.4679329},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3217867},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23543167},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11886084},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541484","pdf_url":null,"source":null,"license":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"referenced_works_count":10,"referenced_works":["https://openalex.org/W1589130434","https://openalex.org/W2095754833","https://openalex.org/W2095776198","https://openalex.org/W2099911327","https://openalex.org/W2107461595","https://openalex.org/W2109220580","https://openalex.org/W2123009614","https://openalex.org/W2135956512","https://openalex.org/W2161524358","https://openalex.org/W2172020468"],"related_works":["https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W4293253840","https://openalex.org/W4378977321","https://openalex.org/W2967161359","https://openalex.org/W1976168335","https://openalex.org/W4308090481","https://openalex.org/W3211992815"],"ngrams_url":"https://api.openalex.org/works/W2098776782/ngrams","abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,19,38,49,57,86],"dual-V":[4,25],"t":[7,28],"SRAM":[8,45],"array":[9,46],"design":[10],"which":[11,36,67],"is":[12,34,93],"robust":[13],"to":[14,22,40,47],"process":[15],"variations.":[16],"After":[17],"reviewing":[18],"cell-level":[20],"analysis":[21],"compare":[23],"various":[24,91],"configurations":[29],"under":[30],"variations,":[31],"an":[32,44],"algorithm":[33,64],"introduced":[35],"assigns":[37],"configuration":[39],"each":[41],"cell":[42],"in":[43,71],"meet":[48],"target":[50,87],"read":[51,88],"delay":[52,73,89],"with":[53,75],"minimum":[54],"leakage":[55],"at":[56,90,94],"desired":[58],"probability.":[59],"Two":[60],"versions":[61],"of":[62,77,84],"the":[63,82],"are":[65],"discussed":[66],"trade":[68],"off":[69],"accuracy":[70],"wire":[72],"estimation":[74],"granularity":[76],"assignment.":[78],"Simulation":[79],"results":[80],"show":[81],"probability":[83],"meeting":[85],"locations":[92],"least":[95],"0.93":[96],"using":[97],"our":[98],"proposed":[99],"techniques.":[100]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2098776782","counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2024-02-21T20:51:44.596886","created_date":"2016-06-24"}