{"id":"https://openalex.org/W2160032993","doi":"https://doi.org/10.1109/iscas.2008.4541435","title":"Capacitive coupling based transient negative bit-line voltage (Tran-NBL) scheme for improving write-ability of SRAM design in nanometer technologies","display_name":"Capacitive coupling based transient negative bit-line voltage (Tran-NBL) scheme for improving write-ability of SRAM design in nanometer technologies","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2160032993","doi":"https://doi.org/10.1109/iscas.2008.4541435","mag":"2160032993"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541435","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541435","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009591041","display_name":"Saibal Mukhopadhyay","orcid":"https://orcid.org/0000-0002-8894-3390"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Mukhopadhyay","raw_affiliation_strings":["ECE Dept, Georgia Institute of Technology, Atlanta, USA","ECE Department, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Dept, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"ECE Department, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103068738","display_name":"Rahul Rao","orcid":"https://orcid.org/0000-0002-7784-7029"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Rao","raw_affiliation_strings":["IBM T. J. Watson Research Center, Yorktown Heights, NY, USA","Thomas J. Watson Research Center, IBM, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"Thomas J. Watson Research Center, IBM, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029819466","display_name":"J. J. Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. J. Kim","raw_affiliation_strings":["IBM T. J. Watson Research Center, Yorktown Heights, NY, USA","Thomas J. Watson Research Center, IBM, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"Thomas J. Watson Research Center, IBM, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112180178","display_name":"C.T. Chuang","orcid":"https://orcid.org/0000-0001-8795-2394"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. T. Chuang","raw_affiliation_strings":["IBM T. J. Watson Research Center, Yorktown Heights, NY, USA","Thomas J. Watson Research Center, IBM, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"Thomas J. Watson Research Center, IBM, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5009591041"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":1.3318,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.82771663,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"384","last_page":"387"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8107300996780396},{"id":"https://openalex.org/keywords/capacitive-coupling","display_name":"Capacitive coupling","score":0.7328583002090454},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.6631659269332886},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.6544831395149231},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.6260953545570374},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5610694289207458},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5481513142585754},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.5272917747497559},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4992945194244385},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.49078425765037537},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.42748260498046875},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4223783016204834},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42161810398101807},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25524699687957764},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.24904999136924744},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22957584261894226},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.22531038522720337},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.19451749324798584},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07860615849494934}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8107300996780396},{"id":"https://openalex.org/C68278764","wikidata":"https://www.wikidata.org/wiki/Q444167","display_name":"Capacitive coupling","level":3,"score":0.7328583002090454},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.6631659269332886},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.6544831395149231},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.6260953545570374},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5610694289207458},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5481513142585754},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.5272917747497559},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4992945194244385},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.49078425765037537},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42748260498046875},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4223783016204834},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42161810398101807},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25524699687957764},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.24904999136924744},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22957584261894226},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.22531038522720337},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.19451749324798584},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07860615849494934},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541435","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541435","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1527638701","https://openalex.org/W2120353978","https://openalex.org/W2132621842","https://openalex.org/W2149956781","https://openalex.org/W2168101540","https://openalex.org/W2283670985","https://openalex.org/W2532800095","https://openalex.org/W3148792909"],"related_works":["https://openalex.org/W2042526628","https://openalex.org/W2768092448","https://openalex.org/W2895758062","https://openalex.org/W2048683560","https://openalex.org/W2044770004","https://openalex.org/W1966070768","https://openalex.org/W2119025037","https://openalex.org/W1994341348","https://openalex.org/W2953512238","https://openalex.org/W4387574169"],"abstract_inverted_index":{"Increasing":[0],"process":[1],"variation":[2],"can":[3],"significantly":[4],"degrade":[5],"the":[6,45,66,70],"write-ability":[7,24],"of":[8],"an":[9],"SRAM.":[10],"In":[11],"this":[12],"paper,":[13],"we":[14],"propose":[15],"negative":[16,31,42],"bit-":[17],"line":[18],"voltage":[19,32,43],"technique":[20],"to":[21,38],"improve":[22],"cell":[23],"without":[25],"using":[26],"any":[27],"on-chip":[28],"or":[29],"off-chip":[30],"source.":[33],"Capacitive":[34],"coupling":[35],"is":[36],"used":[37],"generate":[39],"a":[40,58],"transient":[41],"at":[44],"low":[46],"bit-line":[47],"during":[48],"write":[49],"operation.":[50],"Simulations":[51],"in":[52,65],"45":[53],"nm":[54],"PD/SOI":[55],"technology":[56],"show":[57],"10":[59],"<sup":[60],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[61],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">3</sup>":[62],"times":[63],"reduction":[64],"write-failure":[67],"probability":[68],"with":[69],"proposed":[71],"technique.":[72]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}