{"id":"https://openalex.org/W2096707856","doi":"https://doi.org/10.1109/iscas.2008.4541432","title":"A robust alternate repeater technique for high performance busses in the multi-core era","display_name":"A robust alternate repeater technique for high performance busses in the multi-core era","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2096707856","doi":"https://doi.org/10.1109/iscas.2008.4541432","mag":"2096707856"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070239387","display_name":"Himanshu Kaul","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Himanshu Kaul","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","EECS Department,University of Michigan,Ann Arbor,MI"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"EECS Department,University of Michigan,Ann Arbor,MI","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007690955","display_name":"Jae-sun Seo","orcid":"https://orcid.org/0000-0002-4551-7789"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jae-sun Seo","raw_affiliation_strings":["EECS Department, University of Michigan, Ann Arbor, MI, USA","EECS Department,University of Michigan,Ann Arbor,MI"],"affiliations":[{"raw_affiliation_string":"EECS Department, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"EECS Department,University of Michigan,Ann Arbor,MI","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052106795","display_name":"Mark Anders","orcid":"https://orcid.org/0000-0001-5748-8420"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Anders","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","Intel#TAB#"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000767141","display_name":"Dennis Sylvester","orcid":"https://orcid.org/0000-0003-2598-0458"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dennis Sylvester","raw_affiliation_strings":["EECS Department, University of Michigan, Ann Arbor, MI, USA","EECS Dept., University of Michigan, Ann Arbor, 48109, USA"],"affiliations":[{"raw_affiliation_string":"EECS Department, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"EECS Dept., University of Michigan, Ann Arbor, 48109, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram Krishnamurthy","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","Intel#TAB#"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5070239387"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":1.6647,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.84536475,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"372","last_page":"375"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/repeater","display_name":"Repeater (horology)","score":0.6672558784484863},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6473568081855774},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5784105062484741},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48220884799957275},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45368680357933044},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45265689492225647},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4196212589740753},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31274110078811646},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24401643872261047},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19373705983161926},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09976723790168762},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.08456939458847046}],"concepts":[{"id":"https://openalex.org/C195545963","wikidata":"https://www.wikidata.org/wiki/Q1469803","display_name":"Repeater (horology)","level":3,"score":0.6672558784484863},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6473568081855774},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5784105062484741},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48220884799957275},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45368680357933044},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45265689492225647},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4196212589740753},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31274110078811646},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24401643872261047},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19373705983161926},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09976723790168762},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.08456939458847046},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1499298123","https://openalex.org/W1508339429","https://openalex.org/W1526219140","https://openalex.org/W1550639219","https://openalex.org/W2132703824","https://openalex.org/W2133855616","https://openalex.org/W2171410364","https://openalex.org/W2788230734","https://openalex.org/W4229741927","https://openalex.org/W6629959481","https://openalex.org/W6630449651"],"related_works":["https://openalex.org/W2776248796","https://openalex.org/W1490913644","https://openalex.org/W207379020","https://openalex.org/W2089563033","https://openalex.org/W2380731809","https://openalex.org/W2385422854","https://openalex.org/W2380269717","https://openalex.org/W2248394785","https://openalex.org/W2389800961","https://openalex.org/W1995389502"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3],"alternate":[4],"repeater":[5,46],"insertion":[6],"technique":[7,57,88,101],"that":[8],"uses":[9],"correct-by-construction":[10],"polarities":[11],"to":[12,104],"reduce":[13],"worst-case":[14,90],"miller":[15],"coupling":[16],"factor":[17],"(MCF)":[18],"across":[19],"any":[20],"multiple":[21],"segmented":[22],"portion":[23],"of":[24,51,53],"a":[25,112,118],"repeated":[26],"bus.":[27,127],"Simple":[28],"static":[29],"CMOS":[30],"circuits":[31],"with":[32],"nominal":[33],"p-n":[34],"skews":[35],"allow":[36],"drop-in":[37],"replacement":[38],"while":[39],"maintaining":[40],"robust":[41],"operation.":[42],"For":[43],"the":[44,86],"same":[45],"area,":[47],"number":[48],"and":[49,66,92,97,110],"position":[50],"repeaters":[52],"conventional":[54],"busses,":[55],"this":[56],"simultaneously":[58],"reduces":[59,89],"delay":[60,84],"by":[61,64,69,95],"15%,":[62],"energy":[63,91],"29%":[65],"peak":[67,93],"current":[68,94],"12%":[70],"for":[71,107,117],"2-8":[72],"mm":[73,120],"on-chip":[74,124],"busses":[75,106],"in":[76,115],"1.2":[77],"V,":[78],"65":[79],"nm":[80],"CMOS.":[81],"Under":[82],"equal":[83],"constraints,":[85],"proposed":[87],"39%":[96],"36%,":[98],"respectively.":[99],"The":[100],"easily":[102],"extends":[103],"shared":[105],"multi-core":[108],"designs":[109],"shows":[111],"41%":[113],"improvement":[114],"energy-efficiency":[116],"10":[119],"5":[121],"GHz":[122],"multi-cycle":[123],"core-to-":[125],"core":[126]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}