{"id":"https://openalex.org/W2104985396","doi":"https://doi.org/10.1109/iscas.2008.4541390","title":"Minimization of I/O Delay in the architectural synthesis of DSP data flow graphs","display_name":"Minimization of I/O Delay in the architectural synthesis of DSP data flow graphs","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2104985396","doi":"https://doi.org/10.1109/iscas.2008.4541390","mag":"2104985396"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089649923","display_name":"Awni Itradat","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Awni Itradat","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, Quebec H3G 1M8, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Quebec H3G 1M8, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103579852","display_name":"M.O. Ahmad","orcid":"https://orcid.org/0000-0002-3164-4103"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M.O. Ahmad","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, Quebec H3G 1M8, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Quebec H3G 1M8, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051819505","display_name":"Ali Shatnawi","orcid":"https://orcid.org/0000-0002-4237-7485"},"institutions":[{"id":"https://openalex.org/I156983542","display_name":"Jordan University of Science and Technology","ror":"https://ror.org/03y8mtb59","country_code":"JO","type":"education","lineage":["https://openalex.org/I156983542"]}],"countries":["JO"],"is_corresponding":false,"raw_author_name":"Ali Shatnawi","raw_affiliation_strings":["Department of Computer Engineering, P.O. Box 3030, Jordan University of Science and Technology, Irbid, Jordan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, P.O. Box 3030, Jordan University of Science and Technology, Irbid, Jordan","institution_ids":["https://openalex.org/I156983542"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"205","last_page":"208"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7349401712417603},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.678917646408081},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6768980026245117},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.6616425514221191},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5444624423980713},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4920915961265564},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.48302873969078064},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4652577042579651},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4411103129386902},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.43494290113449097},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.42052268981933594},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39227521419525146},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3885822296142578},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2779393494129181},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16183221340179443},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11651057004928589},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09678208827972412}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7349401712417603},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.678917646408081},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6768980026245117},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.6616425514221191},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5444624423980713},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4920915961265564},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.48302873969078064},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4652577042579651},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4411103129386902},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.43494290113449097},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.42052268981933594},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39227521419525146},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3885822296142578},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2779393494129181},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16183221340179443},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11651057004928589},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09678208827972412},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1541632412","https://openalex.org/W1578812358","https://openalex.org/W1755779833","https://openalex.org/W1905235858","https://openalex.org/W2007572995","https://openalex.org/W2099736035","https://openalex.org/W2114502976","https://openalex.org/W2115443398","https://openalex.org/W2171247893","https://openalex.org/W2183252698","https://openalex.org/W2531095683","https://openalex.org/W6686260524","https://openalex.org/W6727920084"],"related_works":["https://openalex.org/W1978458693","https://openalex.org/W59945861","https://openalex.org/W1551967076","https://openalex.org/W2151163382","https://openalex.org/W2673800974","https://openalex.org/W4256382613","https://openalex.org/W157109213","https://openalex.org/W2062771600","https://openalex.org/W2355868860","https://openalex.org/W1655426301"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,64],"new":[4],"technique":[5,57],"for":[6],"the":[7,13,28,35,39,44,60,71,76,86,103,121,126],"minimization":[8],"of":[9,16,37,63,75],"I/O":[10,40,122],"delay":[11,41,123],"in":[12,119],"architectural":[14],"synthesis":[15],"cyclic":[17,61],"data":[18],"flow":[19],"graphs":[20],"(DFG)":[21],"representing":[22],"DSP":[23,65,111],"algorithms":[24],"taking":[25],"into":[26,92],"consideration":[27,93],"inter-processor":[29,50,87],"communication":[30,51,88],"delays.":[31],"In":[32],"this":[33],"paper,":[34],"question":[36],"optimizing":[38],"without":[42,124],"scarifying":[43,125],"iteration":[45,127],"period":[46],"(throughput)":[47],"with":[48],"non-negligible":[49],"overhead":[52,89],"is":[53,67,90,106,117],"addressed.":[54],"The":[55],"proposed":[56,104],"operating":[58],"on":[59],"DFG":[62],"algorithm":[66,83],"designed":[68],"to":[69,94,108],"evaluate":[70],"relative":[72],"firing":[73],"times":[74],"nodes":[77],"by":[78],"using":[79],"Floyd-Warshall's":[80],"longest":[81],"path":[82],"so":[84],"that":[85,115],"taken":[91],"provide":[95],"an":[96],"optimized":[97],"time":[98],"and":[99,113],"processor":[100],"schedule.":[101],"Moreover,":[102],"scheme":[105],"applied":[107],"well-":[109],"know":[110],"benchmarks":[112],"seen":[114],"it":[116],"efficient":[118],"minimizing":[120],"period.":[128]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}