{"id":"https://openalex.org/W2109326237","doi":"https://doi.org/10.1109/iscas.2008.4541376","title":"An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture","display_name":"An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2109326237","doi":"https://doi.org/10.1109/iscas.2008.4541376","mag":"2109326237"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541376","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541376","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063307325","display_name":"Santanu Sarkar","orcid":"https://orcid.org/0000-0002-9284-5654"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Santanu Sarkar","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Indian Institute of Technology, Kharagpur 721302, India","Dept. of Electron. & Electr. Eng., Indian Inst. of Technol., Kharagpur"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Indian Institute of Technology, Kharagpur 721302, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Eng., Indian Inst. of Technol., Kharagpur","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073301707","display_name":"Ravi sankar Prasad","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Ravi sankar Prasad","raw_affiliation_strings":["Texas Instruments, Bangalore, India","Texas Instrum., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instrum., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110272830","display_name":"Sanjoy Kumar Dey","orcid":"https://orcid.org/0009-0008-8576-0311"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sanjoy Kumar Dey","raw_affiliation_strings":["Freescale Semiconductor India Private Ltd., Noida, India"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor India Private Ltd., Noida, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5098504970","display_name":"Vinay Belde","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vinay Belde","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Indian Institute of Technology, Kharagpur 721302, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Indian Institute of Technology, Kharagpur 721302, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101012769","display_name":"Swapna Banerjee","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Swapna Banerjee","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Indian Institute of Technology, Kharagpur 721302, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Indian Institute of Technology, Kharagpur 721302, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5063307325"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.7267,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.74061461,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"149","last_page":"152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.9276471138000488},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7336852550506592},{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.7155159711837769},{"id":"https://openalex.org/keywords/total-harmonic-distortion","display_name":"Total harmonic distortion","score":0.645256757736206},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5626144409179688},{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.5452017784118652},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5326501727104187},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49717405438423157},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.471332311630249},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.45324718952178955},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30616918206214905},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29362720251083374},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23418423533439636},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18963903188705444}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.9276471138000488},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7336852550506592},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.7155159711837769},{"id":"https://openalex.org/C42156128","wikidata":"https://www.wikidata.org/wiki/Q162641","display_name":"Total harmonic distortion","level":3,"score":0.645256757736206},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5626144409179688},{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.5452017784118652},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5326501727104187},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49717405438423157},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.471332311630249},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.45324718952178955},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30616918206214905},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29362720251083374},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23418423533439636},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18963903188705444},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2008.4541376","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541376","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1505760695","https://openalex.org/W1540425631","https://openalex.org/W1546309006","https://openalex.org/W2002579833","https://openalex.org/W2142224491","https://openalex.org/W2159999534","https://openalex.org/W2170169594"],"related_works":["https://openalex.org/W2153793371","https://openalex.org/W2019115495","https://openalex.org/W2409948485","https://openalex.org/W2895700181","https://openalex.org/W3009663956","https://openalex.org/W3023578650","https://openalex.org/W2027800196","https://openalex.org/W2140339712","https://openalex.org/W2904869669","https://openalex.org/W2035972461"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"8":[4],"bit":[5],"1.8":[6],"V":[7],"500":[8],"MSPS":[9],"digital-":[10],"to":[11,42],"analog":[12],"converter":[13],"using":[14],"0.18mum":[15],"double":[16],"poly":[17],"five":[18],"metal":[19],"CMOS":[20],"technology":[21],"for":[22,59],"frequency":[23],"domain":[24],"applications.":[25],"The":[26,51,84,104,117],"proposed":[27,52,105],"DAC":[28,53,106],"is":[29,40,77,90,124],"composed":[30],"of":[31,57,66,68],"four":[32],"unit":[33],"cell":[34],"matrix.":[35],"A":[36],"novel":[37],"decoding":[38],"logic":[39],"used":[41],"remove":[43],"the":[44,64,71,81,101,114],"inter":[45],"block":[46],"code":[47],"transition":[48],"(IBT)":[49],"glitch.":[50],"shows":[54,108],"less":[55,79],"number":[56,67],"switching":[58,69,76],"a":[60,138],"monotonic":[61],"input":[62,141],"and":[63,70,88,93,97,111,122,131],"product":[65],"current":[72,149],"value":[73],"associated":[74],"with":[75,137,144],"also":[78,107],"than":[80,100,113,126],"segmented":[82,102,115],"DAC.":[83,103,116],"SPICE":[85],"simulated":[86,119],"DNL":[87],"INL":[89],"0.1373":[91],"LSB":[92,95],"0.331":[94],"respectively":[96,134],"are":[98],"better":[99,109],"SNDR":[110,123],"THD":[112],"MATLAB":[118],"THD,":[120],"SFDR":[121],"more":[125],"45":[127],"dB,":[128],"35":[129],"dB":[130,133],"44":[132],"at":[135],"500MS/s":[136],"10":[139],"MHz":[140],"sine":[142],"wave":[143],"incoherent":[145],"timing":[146],"response":[147],"between":[148],"switches.":[150]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}