{"id":"https://openalex.org/W2164200159","doi":"https://doi.org/10.1109/iscas.2008.4541363","title":"Binary de Bruijn interconnection network for a flexible LDPC/turbo decoder","display_name":"Binary de Bruijn interconnection network for a flexible LDPC/turbo decoder","publication_year":2008,"publication_date":"2008-05-01","ids":{"openalex":"https://openalex.org/W2164200159","doi":"https://doi.org/10.1109/iscas.2008.4541363","mag":"2164200159"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2008.4541363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541363","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-02194923","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006109511","display_name":"Hazem Moussa","orcid":null},"institutions":[{"id":"https://openalex.org/I205703379","display_name":"Institut Mines-T\u00e9l\u00e9com","ror":"https://ror.org/025vp2923","country_code":"FR","type":"facility","lineage":["https://openalex.org/I205703379"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Hazem Moussa","raw_affiliation_strings":["Electronics Department, Institut TELECOM/TELECOM Bretagne, Technop\u00d4le Brest Iroise, 29238, France","ELEC - D\u00e9partement Electronique (Technop\u00f4le Brest-Iroise CS 83818 29238 BREST CEDEX 3 - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Department, Institut TELECOM/TELECOM Bretagne, Technop\u00d4le Brest Iroise, 29238, France","institution_ids":["https://openalex.org/I205703379"]},{"raw_affiliation_string":"ELEC - D\u00e9partement Electronique (Technop\u00f4le Brest-Iroise CS 83818 29238 BREST CEDEX 3 - France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023544012","display_name":"Amer Baghdadi","orcid":"https://orcid.org/0000-0002-6181-6500"},"institutions":[{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I205703379","display_name":"Institut Mines-T\u00e9l\u00e9com","ror":"https://ror.org/025vp2923","country_code":"FR","type":"facility","lineage":["https://openalex.org/I205703379"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Amer Baghdadi","raw_affiliation_strings":["Electronics Department, Institut TELECOM/TELECOM Bretagne, Technop\u00d4le Brest Iroise, 29238, France","Lab-STICC_TB_CACS_IAS (France)","ELEC - D\u00e9partement Electronique (Technop\u00f4le Brest-Iroise CS 83818 29238 BREST CEDEX 3 - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Department, Institut TELECOM/TELECOM Bretagne, Technop\u00d4le Brest Iroise, 29238, France","institution_ids":["https://openalex.org/I205703379"]},{"raw_affiliation_string":"Lab-STICC_TB_CACS_IAS (France)","institution_ids":["https://openalex.org/I161929037"]},{"raw_affiliation_string":"ELEC - D\u00e9partement Electronique (Technop\u00f4le Brest-Iroise CS 83818 29238 BREST CEDEX 3 - France)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107346798","display_name":"Michel J\u00e9z\u00e9quel","orcid":null},"institutions":[{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I205703379","display_name":"Institut Mines-T\u00e9l\u00e9com","ror":"https://ror.org/025vp2923","country_code":"FR","type":"facility","lineage":["https://openalex.org/I205703379"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Michel Jezequel","raw_affiliation_strings":["Electronics Department, Institut TELECOM/TELECOM Bretagne, Technop\u00d4le Brest Iroise, 29238, France","ELEC - D\u00e9partement Electronique (Technop\u00f4le Brest-Iroise CS 83818 29238 BREST CEDEX 3 - France)","Lab-STICC_TB_CACS_IAS (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics Department, Institut TELECOM/TELECOM Bretagne, Technop\u00d4le Brest Iroise, 29238, France","institution_ids":["https://openalex.org/I205703379"]},{"raw_affiliation_string":"ELEC - D\u00e9partement Electronique (Technop\u00f4le Brest-Iroise CS 83818 29238 BREST CEDEX 3 - France)","institution_ids":[]},{"raw_affiliation_string":"Lab-STICC_TB_CACS_IAS (France)","institution_ids":["https://openalex.org/I161929037"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8028136491775513},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5825893878936768},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5520687699317932},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5294327735900879},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.49424269795417786},{"id":"https://openalex.org/keywords/multistage-interconnection-networks","display_name":"Multistage interconnection networks","score":0.4549753665924072},{"id":"https://openalex.org/keywords/de-bruijn-sequence","display_name":"De Bruijn sequence","score":0.44894763827323914},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44742894172668457},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4288747310638428},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.42097288370132446},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.41079068183898926},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3879697322845459},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37459519505500793},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31350210309028625},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14970740675926208},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.12459319829940796},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10247260332107544}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8028136491775513},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5825893878936768},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5520687699317932},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5294327735900879},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.49424269795417786},{"id":"https://openalex.org/C2776832011","wikidata":"https://www.wikidata.org/wiki/Q6935099","display_name":"Multistage interconnection networks","level":3,"score":0.4549753665924072},{"id":"https://openalex.org/C170320093","wikidata":"https://www.wikidata.org/wiki/Q1953457","display_name":"De Bruijn sequence","level":2,"score":0.44894763827323914},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44742894172668457},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4288747310638428},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.42097288370132446},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.41079068183898926},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3879697322845459},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37459519505500793},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31350210309028625},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14970740675926208},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12459319829940796},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10247260332107544},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2008.4541363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2008.4541363","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-02194923v1","is_oa":true,"landing_page_url":"https://hal.science/hal-02194923","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE International Symposium on Circuits and Systems (ISCAS 2008), May 2008, Seattle, WA, United States. pp.97-100, &#x27E8;10.1109/ISCAS.2008.4541363&#x27E9;","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-02194923v1","is_oa":true,"landing_page_url":"https://hal.science/hal-02194923","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE International Symposium on Circuits and Systems (ISCAS 2008), May 2008, Seattle, WA, United States. pp.97-100, &#x27E8;10.1109/ISCAS.2008.4541363&#x27E9;","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1973672456","https://openalex.org/W1994302772","https://openalex.org/W2046805643","https://openalex.org/W2113138321","https://openalex.org/W2115601023","https://openalex.org/W2121606987","https://openalex.org/W2128554715","https://openalex.org/W2135764410","https://openalex.org/W2137523598","https://openalex.org/W2141144902","https://openalex.org/W2165259063","https://openalex.org/W2171247004","https://openalex.org/W2223223572","https://openalex.org/W2410583980","https://openalex.org/W2536697717","https://openalex.org/W2592570088","https://openalex.org/W2987657883","https://openalex.org/W6680900620"],"related_works":["https://openalex.org/W3198016531","https://openalex.org/W2039773446","https://openalex.org/W1998517951","https://openalex.org/W2397939707","https://openalex.org/W2382005989","https://openalex.org/W2893091540","https://openalex.org/W2558656005","https://openalex.org/W4323318559","https://openalex.org/W2126473010","https://openalex.org/W2294690109"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,10,55,86,130,134,142],"novel":[4],"on-chip":[5,109],"interconnection":[6],"network":[7,27,64,111,132],"adapted":[8],"to":[9,41,78,114],"flexible":[11],"multiprocessor":[12],"LDPC/turbo":[13],"decoder":[14],"and":[15,35,62,72,94,104,122],"based":[16],"on":[17],"the":[18,44,49,60,63,69,73,80,83,105,118,126],"de":[19],"Bruijn":[20],"network.":[21],"The":[22,102],"main":[23],"characteristics":[24],"of":[25,48,59,82,107,138,146],"this":[26,108],"-including":[28],"its":[29],"logarithmic":[30],"diameter,":[31],"scalable":[32],"aggregate":[33,136],"bandwidth,":[34],"optimized":[36],"routing":[37,74],"technique-":[38],"allow":[39],"it":[40,113],"efficiently":[42],"support":[43],"communication-":[45],"intensive":[46],"nature":[47],"two":[50],"decoding":[51],"techniques.":[52],"We":[53],"present":[54],"detailed":[56],"hardware":[57],"implementation":[58],"routers":[61],"interfaces":[65],"as":[66,68],"well":[67],"packet":[70],"format":[71],"algorithm.":[75],"In":[76,124],"order":[77],"evaluate":[79],"performance":[81],"proposed":[84],"network,":[85],"generic":[87],"RTL":[88],"VHDL":[89],"description":[90],"has":[91],"been":[92],"developed":[93],"synthesized":[95],"with":[96,141],"ST":[97],"CMOS":[98],"0.18":[99],"mum":[100],"technology.":[101],"flexibility":[103],"scalability":[106],"communication":[110],"enable":[112],"be":[115],"used":[116],"in":[117],"emerging":[119],"multi-code":[120],"applications":[121],"standards.":[123],"addition,":[125],"results":[127],"obtained":[128],"for":[129],"16-processor":[131],"demonstrate":[133],"major":[135],"bandwidth":[137],"296":[139],"Gbps":[140],"relative":[143],"small":[144],"area":[145],"3.56":[147],"mm":[148],"<sup":[149],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[150],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[151],".":[152]},"counts_by_year":[{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2026-07-26T07:53:14.480251","created_date":"2025-10-10T00:00:00"}