{"id":"https://openalex.org/W2104292291","doi":"https://doi.org/10.1109/iscas.2007.378604","title":"Current-Mode Phase-Locked Loops with Low Supply Voltage Sensitivity","display_name":"Current-Mode Phase-Locked Loops with Low Supply Voltage Sensitivity","publication_year":2007,"publication_date":"2007-05-01","ids":{"openalex":"https://openalex.org/W2104292291","doi":"https://doi.org/10.1109/iscas.2007.378604","mag":"2104292291"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2007.378604","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2007.378604","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028241944","display_name":"Dominic DiClemente","orcid":null},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"D. DiClemente","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100698597","display_name":"Fei Yuan","orcid":"https://orcid.org/0000-0001-7758-5455"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"F. Yuan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5028241944"],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.14385892,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"2172","last_page":"2175"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8089292049407959},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.712333619594574},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.5956838726997375},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5443344712257385},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5311651825904846},{"id":"https://openalex.org/keywords/inductance","display_name":"Inductance","score":0.5044549703598022},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.44875040650367737},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4130706191062927},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38868510723114014},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.38530033826828003},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.37968990206718445},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35702770948410034}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8089292049407959},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.712333619594574},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.5956838726997375},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5443344712257385},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5311651825904846},{"id":"https://openalex.org/C29210110","wikidata":"https://www.wikidata.org/wiki/Q177897","display_name":"Inductance","level":3,"score":0.5044549703598022},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.44875040650367737},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4130706191062927},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38868510723114014},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.38530033826828003},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.37968990206718445},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35702770948410034}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2007.378604","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2007.378604","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1602434886","https://openalex.org/W2119123494","https://openalex.org/W2128769307","https://openalex.org/W2151662589"],"related_works":["https://openalex.org/W2769490182","https://openalex.org/W2474043983","https://openalex.org/W2196183592","https://openalex.org/W3168403633","https://openalex.org/W2114486131","https://openalex.org/W4386264909","https://openalex.org/W2120661608","https://openalex.org/W3013760104","https://openalex.org/W2078513307","https://openalex.org/W1487788472"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,36,45,56,74,81,95,105,108],"architecture":[4],"and":[5,61,64,118],"design":[6],"of":[7,44,58,76,83,98,111,121],"current-mode":[8,13,46,101],"phase-locked":[9],"loops.":[10],"The":[11,41],"proposed":[12],"PLLs":[14,19],"differ":[15],"from":[16,51],"conventional":[17],"voltage-mode":[18],"by":[20],"replacing":[21],"their":[22,59],"<i":[23,30,89],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[24,31,90],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">RC</i>":[25],"loop":[26,33,47],"filter":[27,48],"with":[28],"a":[29,99],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">RL</i>":[32],"filter,":[34],"eliminating":[35],"need":[37],"for":[38],"area-consuming":[39],"capacitors.":[40],"large":[42,60],"inductance":[43,63],"is":[49],"obtained":[50],"CMOS":[52,93],"active":[53,84],"inductors,":[54],"taking":[55],"advantage":[57],"tunable":[62],"small":[65],"silicon":[66],"area.":[67],"Replica-biasing":[68],"techniques":[69],"are":[70],"used":[71],"to":[72],"minimize":[73],"effect":[75],"supply":[77],"voltage":[78],"fluctuation":[79],"on":[80],"performance":[82],"inductors.":[85],"Implemented":[86],"in":[87],"TSMC-0.18":[88],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u03bc</i>":[91],"m":[92],"technology,":[94],"simulation":[96],"results":[97],"2.4GHz":[100],"PLL":[102,106],"demonstrate":[103],"that":[104],"has":[107],"lock":[109],"time":[110],"300ns":[112],"approximately,":[113],"dc":[114],"power":[115],"consumption":[116],"7.76mW,":[117],"phase":[119],"noise":[120],"-110dBc":[122],"at":[123],"1MHz":[124],"frequency":[125],"offset.":[126]},"counts_by_year":[{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}