{"id":"https://openalex.org/W2131287768","doi":"https://doi.org/10.1109/iscas.2007.378438","title":"Latency-Tolerant Virtual Cluster Architecture for VLIW DSP","display_name":"Latency-Tolerant Virtual Cluster Architecture for VLIW DSP","publication_year":2007,"publication_date":"2007-05-01","ids":{"openalex":"https://openalex.org/W2131287768","doi":"https://doi.org/10.1109/iscas.2007.378438","mag":"2131287768"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2007.378438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2007.378438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075152526","display_name":"Pi-Chen Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Pi-Chen Hsiao","raw_affiliation_strings":["SoC Technology Center, Industrial Technology Research Institute, Taiwan","Industrial Technology Research Institute, SoC Technology Center, Taiwan"],"affiliations":[{"raw_affiliation_string":"SoC Technology Center, Industrial Technology Research Institute, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Industrial Technology Research Institute, SoC Technology Center, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102077864","display_name":"Tay\u2013Jyi Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tay-Jyi Lin","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Taiwan; SoC Technology Center, Industrial Technology Research Institute, Taiwan","Industrial Technology Research Institute, SoC Technology Center, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Taiwan; SoC Technology Center, Industrial Technology Research Institute, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Industrial Technology Research Institute, SoC Technology Center, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100642145","display_name":"Chih\u2010Wei Liu","orcid":"https://orcid.org/0000-0002-3006-9856"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Wei Liu","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111437326","display_name":"Chein-Wei Jen","orcid":"https://orcid.org/0000-0003-0568-5056"},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chein-Wei Jen","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Taiwan; SoC Technology Center, Industrial Technology Research Institute, Taiwan","Industrial Technology Research Institute, SoC Technology Center, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Taiwan; SoC Technology Center, Industrial Technology Research Institute, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Industrial Technology Research Institute, SoC Technology Center, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5075152526"],"corresponding_institution_ids":["https://openalex.org/I4210148468"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13082811,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3506","last_page":"3509"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.8799020051956177},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8665435314178467},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7804635763168335},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5360249876976013},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5275097489356995},{"id":"https://openalex.org/keywords/cluster","display_name":"Cluster (spacecraft)","score":0.521028995513916},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.468898206949234},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4619005620479584},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.43412742018699646},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.4269227683544159},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3887576460838318},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2613178491592407},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24985811114311218},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13446137309074402}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8799020051956177},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8665435314178467},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7804635763168335},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5360249876976013},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5275097489356995},{"id":"https://openalex.org/C164866538","wikidata":"https://www.wikidata.org/wiki/Q367351","display_name":"Cluster (spacecraft)","level":2,"score":0.521028995513916},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.468898206949234},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4619005620479584},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.43412742018699646},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.4269227683544159},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3887576460838318},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2613178491592407},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24985811114311218},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13446137309074402},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2007.378438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2007.378438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1506585561","https://openalex.org/W2087256755","https://openalex.org/W2111348204","https://openalex.org/W2130181701","https://openalex.org/W2141173785","https://openalex.org/W2148051985","https://openalex.org/W2725179571","https://openalex.org/W3185000018","https://openalex.org/W6679500400","https://openalex.org/W6798876444"],"related_works":["https://openalex.org/W2099279072","https://openalex.org/W2367718038","https://openalex.org/W2162921448","https://openalex.org/W2100984465","https://openalex.org/W2091059919","https://openalex.org/W1588619283","https://openalex.org/W1897551170","https://openalex.org/W2164026451","https://openalex.org/W2116296227","https://openalex.org/W2050874000"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,13,19,71,80],"virtual":[4,35,98],"cluster":[5,36,81,99],"architecture,":[6],"which":[7,85],"executes":[8],"multi-cluster":[9],"VLIW":[10,73],"programs":[11],"with":[12,70],"reduced":[14,42],"number":[15],"of":[16,40,89],"clusters":[17],"in":[18,45],"time-sharing":[20],"fashion.":[21],"The":[22],"interleaved":[23],"sub-VLIWs":[24],"help":[25],"to":[26,87,103],"hide":[27],"instruction":[28],"latencies":[29],"significantly,":[30],"and":[31,57,92,111],"thus":[32],"the":[33,46,75,97],"proposed":[34],"will":[37],"have":[38,104],"advantages":[39],"(1)":[41],"forwarding":[43,77],"complexity":[44],"processor":[47],"datapath,":[48],"(2)":[49],"improved":[50,116],"programming":[51,117],"model":[52,118],"for":[53,114,119],"further":[54],"code":[55,109],"optimizations,":[56],"(3)":[58],"supporting":[59],"composite":[60],"instructions":[61],"without":[62],"any":[63],"extra":[64],"functional":[65],"unit.":[66],"In":[67],"our":[68],"experiments":[69],"4-cluster":[72],"DSP,":[74],"28":[76],"paths":[78],"inside":[79],"are":[82],"completely":[83],"eliminated,":[84],"contributes":[86],"savings":[88],"21.71%":[90],"delay":[91],"17.56%":[93],"silicon":[94],"area.":[95],"Moreover,":[96],"has":[100],"been":[101],"verified":[102],"better":[105],"efficiency":[106],"on":[107],"its":[108,115],"sizes":[110],"execution":[112],"times":[113],"various":[120],"DSP":[121],"kernels.":[122]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}