{"id":"https://openalex.org/W2104319657","doi":"https://doi.org/10.1109/iscas.2006.1693929","title":"Adaptive TDTL with enhanced performance using sample sensing technique","display_name":"Adaptive TDTL with enhanced performance using sample sensing technique","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2104319657","doi":"https://doi.org/10.1109/iscas.2006.1693929","mag":"2104319657"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693929","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693929","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111498649","display_name":"Saleh R. Al\u2010Araji","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Al-Araji","raw_affiliation_strings":["Etisalat University College, Sharjah, UAE","Etisalat Univ. Coll., Sharjah#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Etisalat University College, Sharjah, UAE","institution_ids":[]},{"raw_affiliation_string":"Etisalat Univ. Coll., Sharjah#TAB#","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020682177","display_name":"Mahmoud Al\u2010Qutayri","orcid":"https://orcid.org/0000-0002-9600-8036"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Al-Qutayri","raw_affiliation_strings":["Etisalat University College, Sharjah, UAE","Etisalat Univ. Coll., Sharjah#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Etisalat University College, Sharjah, UAE","institution_ids":[]},{"raw_affiliation_string":"Etisalat Univ. Coll., Sharjah#TAB#","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036518103","display_name":"Aaesha Alzaabi","orcid":"https://orcid.org/0000-0002-2571-2683"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Al-Zaabi","raw_affiliation_strings":["Etisalat University College, Sharjah, UAE","Etisalat Univ. Coll., Sharjah#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Etisalat University College, Sharjah, UAE","institution_ids":[]},{"raw_affiliation_string":"Etisalat Univ. Coll., Sharjah#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.7473626732826233},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.741553544998169},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6966254711151123},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6048585176467896},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.6023334264755249},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5017006397247314},{"id":"https://openalex.org/keywords/sample","display_name":"Sample (material)","score":0.47044649720191956},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4673405587673187},{"id":"https://openalex.org/keywords/adaptive-filter","display_name":"Adaptive filter","score":0.4588189423084259},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.4495694041252136},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.42244160175323486},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4115099012851715},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32178252935409546},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24060624837875366},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14893540740013123},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1390320062637329},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13675475120544434},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1304929554462433}],"concepts":[{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.7473626732826233},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.741553544998169},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6966254711151123},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6048585176467896},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.6023334264755249},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5017006397247314},{"id":"https://openalex.org/C198531522","wikidata":"https://www.wikidata.org/wiki/Q485146","display_name":"Sample (material)","level":2,"score":0.47044649720191956},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4673405587673187},{"id":"https://openalex.org/C102248274","wikidata":"https://www.wikidata.org/wiki/Q168388","display_name":"Adaptive filter","level":2,"score":0.4588189423084259},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.4495694041252136},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.42244160175323486},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4115099012851715},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32178252935409546},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24060624837875366},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14893540740013123},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1390320062637329},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13675475120544434},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1304929554462433},{"id":"https://openalex.org/C43617362","wikidata":"https://www.wikidata.org/wiki/Q170050","display_name":"Chromatography","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693929","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693929","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2089906872","https://openalex.org/W2150788053","https://openalex.org/W2168306501","https://openalex.org/W2476112607"],"related_works":["https://openalex.org/W2936029881","https://openalex.org/W2353997301","https://openalex.org/W2072077388","https://openalex.org/W2165154062","https://openalex.org/W2992846269","https://openalex.org/W1488948656","https://openalex.org/W3149300812","https://openalex.org/W1605296084","https://openalex.org/W2071283406","https://openalex.org/W1493680690"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3,18],"adaptive":[4],"time":[5],"delay":[6],"digital":[7,34],"tanlock":[8],"loop":[9,16,51],"architecture":[10],"with":[11],"enhanced":[12],"performance.":[13],"The":[14],"new":[15],"includes":[17],"error-sensing":[19],"block":[20],"that":[21,49,58],"monitors":[22],"the":[23,27,33,38,50],"sample":[24],"values":[25],"in":[26,62],"delayed":[28],"path":[29],"and":[30,45],"subsequently":[31],"adjusts":[32],"filter":[35],"gain":[36],"before":[37],"system":[39],"goes":[40],"out":[41,63],"of":[42,64],"lock.":[43],"Simulation":[44],"FPGA":[46],"implementation":[47],"show":[48],"can":[52],"efficiently":[53],"handle":[54],"large":[55],"frequency":[56],"disturbances":[57],"may":[59],"otherwise":[60],"result":[61],"lock":[65],"conditions":[66]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}