{"id":"https://openalex.org/W2117123369","doi":"https://doi.org/10.1109/iscas.2006.1693908","title":"Generalized buffering of PTL logic stages using Boolean division","display_name":"Generalized buffering of PTL logic stages using Boolean division","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2117123369","doi":"https://doi.org/10.1109/iscas.2006.1693908","mag":"2117123369"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693908","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102793889","display_name":"Rajesh Garg","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Garg","raw_affiliation_strings":["Department of EE, Texas A and M University, College Station, TX, USA","[Dept. of Electr. Eng., Texas A&M Univ., College Station, TX]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Texas A&M Univ., College Station, TX]","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021685706","display_name":"Sunil P. Khatri","orcid":"https://orcid.org/0000-0001-7134-9929"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.P. Khatri","raw_affiliation_strings":["Department of EE, Texas A and M University, College Station, TX, USA","[Dept. of Electr. Eng., Texas A&M Univ., College Station, TX]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Texas A&M Univ., College Station, TX]","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23058973,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.7358166575431824},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.620374321937561},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5964205265045166},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.5767028331756592},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5536096692085266},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5037967562675476},{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.49722054600715637},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47866639494895935},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.47163698077201843},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46224355697631836},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.45470672845840454},{"id":"https://openalex.org/keywords/circuit-minimization-for-boolean-functions","display_name":"Circuit minimization for Boolean functions","score":0.43361160159111023},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4161391258239746},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3959500193595886},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3744271993637085},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3102627992630005},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13501909375190735},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13401052355766296}],"concepts":[{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.7358166575431824},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.620374321937561},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5964205265045166},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.5767028331756592},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5536096692085266},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5037967562675476},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.49722054600715637},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47866639494895935},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.47163698077201843},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46224355697631836},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.45470672845840454},{"id":"https://openalex.org/C94992772","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Circuit minimization for Boolean functions","level":4,"score":0.43361160159111023},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4161391258239746},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3959500193595886},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3744271993637085},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3102627992630005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13501909375190735},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13401052355766296},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693908","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1604154703","https://openalex.org/W1822320350","https://openalex.org/W1842648594","https://openalex.org/W1892573447","https://openalex.org/W1909917788","https://openalex.org/W2027852725","https://openalex.org/W2030029202","https://openalex.org/W2036865263","https://openalex.org/W2080267935","https://openalex.org/W2105789204","https://openalex.org/W2134520833","https://openalex.org/W2135453964","https://openalex.org/W2146200170","https://openalex.org/W2147224095","https://openalex.org/W2154941994","https://openalex.org/W2156028445","https://openalex.org/W2168324060","https://openalex.org/W2168491240","https://openalex.org/W2208031660","https://openalex.org/W2335478831","https://openalex.org/W3150081868","https://openalex.org/W4237141846","https://openalex.org/W4247357772","https://openalex.org/W4253456425","https://openalex.org/W4255413535","https://openalex.org/W6630623413","https://openalex.org/W6675871249"],"related_works":["https://openalex.org/W2361406953","https://openalex.org/W2018822765","https://openalex.org/W2126951255","https://openalex.org/W2150974517","https://openalex.org/W2372262240","https://openalex.org/W4360919330","https://openalex.org/W4248162147","https://openalex.org/W2187008505","https://openalex.org/W4248224315","https://openalex.org/W2103470932"],"abstract_inverted_index":{"Pass":[0],"transistor":[1],"logic":[2],"(PTL)":[3],"is":[4,34],"a":[5,68,93,140,151,163,171],"well":[6],"known":[7],"approach":[8,148],"for":[9],"implementing":[10],"digital":[11],"circuits.":[12],"In":[13,63,112],"order":[14],"to":[15,21,46,60,70,170],"handle":[16],"larger":[17],"designs,":[18],"and":[19,133,157],"also":[20,129],"ensure":[22],"that":[23,99,146],"the":[24,31,48,75,82,97,102,106,109,118,122,125,131,136,177],"total":[25],"number":[26,141,158],"of":[27,54,74,77,85,108,120,124,135,142,159,176],"series":[28],"devices":[29],"in":[30,92,101,105,150,154,166],"resulting":[32],"circuit":[33,155,167,178],"bounded,":[35],"partitioned":[36,56],"reduced":[37],"ordered":[38],"binary":[39],"decision":[40],"diagrams":[41],"(ROBDDs)":[42],"can":[43],"be":[44,61],"used":[45],"generate":[47],"PTL":[49,78,87,110,126,137,174],"circuit.":[50],"The":[51],"output":[52],"signals":[53],"each":[55,86],"block":[57,88],"typically":[58],"needs":[59],"buffered.":[62],"this":[64,113],"paper,":[65],"we":[66,95,144],"present":[67],"methodology":[69],"perform":[71],"generalized":[72],"buffering":[73,121],"outputs":[76,123],"blocks.":[79],"By":[80],"performing":[81],"Boolean":[83],"division":[84],"using":[89],"different":[90],"gates":[91,116],"library,":[94],"select":[96],"gate":[98],"results":[100,149],"largest":[103],"reduction":[104,153],"height":[107,132],"block.":[111,138],"manner,":[114],"these":[115],"serve":[117],"function":[119],"blocks,":[127],"while":[128],"reducing":[130],"delay":[134,156],"Over":[139],"examples,":[143],"demonstrate":[145],"our":[147],"26%":[152],"MUXes":[160],"required,":[161],"with":[162],"modest":[164],"improvement":[165],"area,":[168],"compared":[169],"traditional":[172],"buffered":[173],"implementation":[175]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}