{"id":"https://openalex.org/W1924685627","doi":"https://doi.org/10.1109/iscas.2006.1693863","title":"A congestion-driven buffer planner with space reservation","display_name":"A congestion-driven buffer planner with space reservation","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1924685627","doi":"https://doi.org/10.1109/iscas.2006.1693863","mag":"1924685627"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693863","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693863","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064988755","display_name":"Hsin\u2010Hsiung Huang","orcid":"https://orcid.org/0000-0001-7150-7229"},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hsin-Hsiung Huang","raw_affiliation_strings":["Institute of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronic Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075167920","display_name":"Yung-Ching Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Ching Chen","raw_affiliation_strings":["Department of Information and Computer Engineering, Chung Yuan Christian University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Information and Computer Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108416600","display_name":"Tsai\u2010Ming Hsieh","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsai-Ming Hsieh","raw_affiliation_strings":["Department of Information and Computer Engineering, Chung Yuan Christian University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Information and Computer Engineering, Chung Yuan Christian University, Chungli, Taiwan","institution_ids":["https://openalex.org/I151221077"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064988755"],"corresponding_institution_ids":["https://openalex.org/I151221077"],"apc_list":null,"apc_paid":null,"fwci":0.3018,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60693055,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reservation","display_name":"Reservation","score":0.7667887210845947},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.691948413848877},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.5890899896621704},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.5150182247161865},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.49150288105010986},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.48957881331443787},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4185713529586792},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4180552661418915},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.41503822803497314},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3969383239746094},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36387866735458374},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.35135823488235474},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.346612811088562},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34472817182540894},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20670008659362793},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15649566054344177},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08872836828231812}],"concepts":[{"id":"https://openalex.org/C2777632111","wikidata":"https://www.wikidata.org/wiki/Q1937518","display_name":"Reservation","level":2,"score":0.7667887210845947},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.691948413848877},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.5890899896621704},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.5150182247161865},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.49150288105010986},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.48957881331443787},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4185713529586792},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4180552661418915},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.41503822803497314},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3969383239746094},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36387866735458374},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.35135823488235474},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.346612811088562},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34472817182540894},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20670008659362793},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15649566054344177},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08872836828231812},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693863","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693863","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1981118767","https://openalex.org/W1996865213","https://openalex.org/W2006892396","https://openalex.org/W2008039034","https://openalex.org/W2101577681","https://openalex.org/W2117901445","https://openalex.org/W2138870185","https://openalex.org/W2153593246","https://openalex.org/W2179680236","https://openalex.org/W2180394037","https://openalex.org/W4233891957","https://openalex.org/W4235073116","https://openalex.org/W4241423413","https://openalex.org/W4243979187","https://openalex.org/W6649387950","https://openalex.org/W6652017115"],"related_works":["https://openalex.org/W1518650219","https://openalex.org/W1919516409","https://openalex.org/W4240503776","https://openalex.org/W2046102945","https://openalex.org/W1693171640","https://openalex.org/W2167693349","https://openalex.org/W2186482337","https://openalex.org/W2085677959","https://openalex.org/W2001838379","https://openalex.org/W4211105560"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,42],"present":[4],"a":[5,119],"new":[6],"algorithm":[7,72,104],"of":[8,17,40,51,131],"the":[9,27,44,56,64,71,79,87,91,96,129,135],"four-stage":[10],"buffer":[11,18,75,111],"planning":[12],"to":[13,62,89,95,118,134],"improve":[14],"success":[15],"rates":[16],"insertion":[19,112],"and":[20,122],"wiring":[21],"congestion.":[22],"It":[23],"is":[24,60],"based":[25],"on":[26],"space":[28,34,45,109,139],"reservation,":[29],"which":[30,77,116],"reserves":[31],"enough":[32,107],"dead":[33],"between":[35,47],"all":[36,48,74,83],"adjacent":[37,49],"blocks.":[38],"First":[39],"all,":[41],"perform":[43],"reservation":[46],"blocks":[50,115],"an":[52],"initial":[53],"floorplan.":[54],"Second,":[55],"shortest":[57],"path":[58,66],"graph":[59],"used":[61],"select":[63],"routing":[65],"for":[67,82,110],"each":[68],"net.":[69],"Third,":[70],"finds":[73],"locations":[76],"meet":[78],"timing":[80],"constraints":[81],"nets.":[84],"Finally,":[85],"compact":[86],"layout":[88],"delete":[90],"redundant":[92],"area.":[93],"Compared":[94],"traditional":[97,136],"method,":[98],"such":[99],"as":[100],"channel":[101],"insertion,":[102],"our":[103,132],"can":[105],"reserve":[106],"silicon":[108],"without":[113,138],"moving":[114],"lead":[117],"large":[120],"re-computation":[121],"area":[123],"expansion.":[124],"Experimental":[125],"results":[126],"clearly":[127],"show":[128],"superiority":[130],"method":[133,137],"reservation.":[140]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}