{"id":"https://openalex.org/W1575855622","doi":"https://doi.org/10.1109/iscas.2006.1693862","title":"Exact minimum-width multi-row transistor placement for dual and non-dual CMOS cells","display_name":"Exact minimum-width multi-row transistor placement for dual and non-dual CMOS cells","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1575855622","doi":"https://doi.org/10.1109/iscas.2006.1693862","mag":"1575855622"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693862","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693862","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007028121","display_name":"Tetsuya Iizuka","orcid":"https://orcid.org/0000-0002-1512-4714"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"T. Iizuka","raw_affiliation_strings":["Department of Electronic Engineering, University of Tokyo"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102900006","display_name":"Makoto Ikeda","orcid":"https://orcid.org/0000-0002-6644-4224"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Ikeda","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), University of Tokyo 7-3-1 Hongo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), University of Tokyo 7-3-1 Hongo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028680447","display_name":"Kunihiro Asada","orcid":"https://orcid.org/0000-0002-1150-0241"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Asada","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), University of Tokyo 7-3-1 Hongo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), University of Tokyo 7-3-1 Hongo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5007028121"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.04366056,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.8215888142585754},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7619808912277222},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5442072153091431},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5224941372871399},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42117840051651},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40234556794166565},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2817208468914032},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24631106853485107},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2380959391593933},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10911273956298828}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.8215888142585754},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7619808912277222},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5442072153091431},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5224941372871399},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42117840051651},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40234556794166565},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2817208468914032},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24631106853485107},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2380959391593933},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10911273956298828},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693862","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693862","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1987067207","https://openalex.org/W2050045330","https://openalex.org/W2063553865","https://openalex.org/W2095821893","https://openalex.org/W2146115382","https://openalex.org/W2153981889","https://openalex.org/W2160007964","https://openalex.org/W4238998407","https://openalex.org/W4248765946","https://openalex.org/W4300904278","https://openalex.org/W6821240533"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2109445684","https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W2081082331","https://openalex.org/W2588941787"],"abstract_inverted_index":{"This":[0,21],"paper":[1],"proposes":[2],"a":[3,46],"minimum-width":[4,58],"multi-row":[5,26,134],"transistor":[6,27,59,68,89,116,135],"placement":[7,28,60,69,90,136],"method":[8,29,105,128],"for":[9],"CMOS":[10,35,43,63,96],"cells":[11,36,44,97,139],"in":[12,145],"presence":[13],"of":[14,40,49,61,92,95,137],"non-dual":[15,62],"P":[16,78],"and":[17,79,112],"N":[18,80],"type":[19,81],"transistors.":[20],"is":[22],"the":[23,56,67,77,85,88,103,119,126,131,138],"first":[24],"exact":[25,57],"which":[30],"can":[31,98,129],"be":[32,99],"applied":[33],"to":[34,142],"with":[37,140],"any":[38,93],"types":[39,94],"structure.":[41],"Non-dual":[42],"occupy":[45],"major":[47],"part":[48],"an":[50],"industrial":[51],"standard-cell":[52],"library.":[53],"To":[54],"generate":[55,130],"cells,":[64],"we":[65],"formulate":[66],"problem":[70,75,91],"into":[71],"Boolean":[72],"satisfiability":[73],"(SAT)":[74],"considering":[76],"transistors":[82,144],"individually.":[83],"Using":[84],"proposed":[86,104,127],"method,":[87],"solved":[100],"exactly.":[101],"Moreover,":[102],"uses":[106],"more":[107,114],"efficient":[108],"gate":[109],"connection":[110],"style,":[111],"generates":[113],"area-efficient":[115],"placements":[117],"than":[118],"conventional":[120],"method.":[121],"Experimental":[122],"results":[123],"show":[124],"that":[125],"minimum":[132],"width":[133],"up":[141],"26":[143],"reasonable":[146],"time":[147]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}