{"id":"https://openalex.org/W1595597528","doi":"https://doi.org/10.1109/iscas.2006.1693815","title":"ISECAD: an iterative simulation-equation-based opamp-design CAD tool","display_name":"ISECAD: an iterative simulation-equation-based opamp-design CAD tool","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1595597528","doi":"https://doi.org/10.1109/iscas.2006.1693815","mag":"1595597528"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693815","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073282819","display_name":"Tahereh Kahookar Toosi","orcid":null},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"T.K. Toosi","raw_affiliation_strings":["Integrated Systems Laboratory, Department of Electrical Engineering, Ferdowsi University of Mashhad, Mashhad, Iran","Dept. of Electr. Eng., Ferdowsi Univ., Mashhad, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, Department of Electrical Engineering, Ferdowsi University of Mashhad, Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Ferdowsi Univ., Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082060312","display_name":"Ehsan Zhian Tabasy","orcid":null},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"E.Z. Tabasy","raw_affiliation_strings":["Integrated Systems Laboratory, Department of Electrical Engineering, Ferdowsi University of Mashhad, Mashhad, Iran","Dept. of Electr. Eng., Ferdowsi Univ., Mashhad, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, Department of Electrical Engineering, Ferdowsi University of Mashhad, Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Ferdowsi Univ., Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073881524","display_name":"Hassan Sarbishaei","orcid":null},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"H. Sarbishaei","raw_affiliation_strings":["Integrated Systems Laboratory, Department of Electrical Engineering, Ferdowsi University of Mashhad, Mashhad, Iran","Dept. of Electr. Eng., Ferdowsi Univ., Mashhad, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, Department of Electrical Engineering, Ferdowsi University of Mashhad, Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Ferdowsi Univ., Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101600647","display_name":"Reza Lotfi","orcid":"https://orcid.org/0000-0002-8422-1809"},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"R. Lotfi","raw_affiliation_strings":["Integrated Systems Laboratory, Department of Electrical Engineering, Ferdowsi University of Mashhad, Mashhad, Iran","Dept. of Electr. Eng., Ferdowsi Univ., Mashhad, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, Department of Electrical Engineering, Ferdowsi University of Mashhad, Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Ferdowsi Univ., Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I86958956"],"apc_list":null,"apc_paid":null,"fwci":0.5226,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.54348748,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.8330263495445251},{"id":"https://openalex.org/keywords/phase-margin","display_name":"Phase margin","score":0.7736313343048096},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.5959172248840332},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.5940550565719604},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5721044540405273},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5568017959594727},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4512459933757782},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4288373589515686},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30008018016815186},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.19537106156349182},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.097464919090271}],"concepts":[{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.8330263495445251},{"id":"https://openalex.org/C81455027","wikidata":"https://www.wikidata.org/wiki/Q7180955","display_name":"Phase margin","level":5,"score":0.7736313343048096},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.5959172248840332},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.5940550565719604},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5721044540405273},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5568017959594727},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4512459933757782},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4288373589515686},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30008018016815186},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.19537106156349182},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.097464919090271}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693815","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693815","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1985666390","https://openalex.org/W1994218207","https://openalex.org/W1999357165","https://openalex.org/W2016065740","https://openalex.org/W2075867689","https://openalex.org/W2147849504","https://openalex.org/W2158338310"],"related_works":["https://openalex.org/W1944977865","https://openalex.org/W1968539261","https://openalex.org/W2005442368","https://openalex.org/W2184488849","https://openalex.org/W2071313211","https://openalex.org/W2034074691","https://openalex.org/W2289953732","https://openalex.org/W2781353678","https://openalex.org/W2033616634","https://openalex.org/W1989465364"],"abstract_inverted_index":{"A":[0,49],"simulation-equation-based":[1],"methodology":[2],"for":[3,57],"designing":[4],"high-performance":[5,28],"opamps":[6],"is":[7,24,52],"presented.":[8],"Using":[9],"an":[10,20],"iterative":[11],"interface":[12],"between":[13],"equation":[14],"analyzer":[15],"and":[16,78],"circuit":[17,45],"simulator,":[18],"ISECAD":[19],"automatic":[21],"computer-aided-design":[22],"(CAD)":[23],"developed":[25],"to":[26],"design":[27],"two-stage":[29],"cascode-compensated":[30],"opamp":[31,51,70],"in":[32,43,61],"deep-sub-micron":[33],"technologies.":[34],"The":[35],"sizes":[36],"of":[37],"all":[38],"devices":[39],"are":[40],"optimally":[41],"determined":[42],"the":[44,69],"with":[46],"specific":[47],"structure.":[48],"sample":[50],"designed":[53],"employing":[54],"this":[55],"CAD":[56],"1.8-V":[58],"supply":[59],"voltage":[60],"0.18-/spl":[62],"mu/m":[63],"CMOS":[64],"technology.":[65],"Simulations":[66],"show":[67],"that":[68],"achieves":[71],"79dB":[72],"DC":[73],"gain,":[74],"323MHz":[75],"unity-gain":[76],"frequency":[77],"50/spl":[79],"deg/":[80],"phase":[81],"margin.":[82]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}