{"id":"https://openalex.org/W1977873933","doi":"https://doi.org/10.1109/iscas.2006.1693742","title":"The impact of 3-dimensional integration on the design of arithmetic units","display_name":"The impact of 3-dimensional integration on the design of arithmetic units","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1977873933","doi":"https://doi.org/10.1109/iscas.2006.1693742","mag":"1977873933"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077365548","display_name":"Kiran Puttaswamy","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Puttaswamy","raw_affiliation_strings":["Georgia Institute of Technology, School of Electrical and Computer Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, School of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020621624","display_name":"Gabriel H. Loh","orcid":"https://orcid.org/0000-0001-5240-4566"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G.H. Loh","raw_affiliation_strings":["College of Computing","College of Computing, Georgia Institute of Technology, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Computing","institution_ids":[]},{"raw_affiliation_string":"College of Computing, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":9.4077,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.98822656,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.7065283060073853},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6076431274414062},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20603108406066895}],"concepts":[{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.7065283060073853},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6076431274414062},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20603108406066895}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W63944998","https://openalex.org/W1605711829","https://openalex.org/W1666750238","https://openalex.org/W1826768222","https://openalex.org/W1963965124","https://openalex.org/W1990333732","https://openalex.org/W2066794932","https://openalex.org/W2102081731","https://openalex.org/W2119416693","https://openalex.org/W2131647018","https://openalex.org/W2145547293","https://openalex.org/W2154941994","https://openalex.org/W2161864047","https://openalex.org/W2168514350","https://openalex.org/W2168543008","https://openalex.org/W2171825402","https://openalex.org/W3172772885","https://openalex.org/W4236258190","https://openalex.org/W4236469416","https://openalex.org/W4244330651","https://openalex.org/W6602613798","https://openalex.org/W6647822113","https://openalex.org/W6683563143","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W2530322880"],"abstract_inverted_index":{"3-dimensional":[0],"integration":[1],"technology":[2,47,101],"stacks":[3],"multiple":[4],"die":[5],"on":[6,48],"top":[7],"of":[8,43,53,98],"each":[9],"other":[10],"with":[11,25,124],"a":[12,18,44,82,99,112,119,125],"dense":[13],"die-to-die":[14],"interface.":[15],"This":[16],"enables":[17],"circuit":[19],"designer":[20],"to":[21,107],"replace":[22],"long":[23],"wires":[24],"short":[26],"vertical":[27],"interconnects,":[28],"thus":[29],"reducing":[30],"wire-related":[31],"delay":[32,69],"and":[33,51,62],"power":[34,52],"consumption.":[35],"In":[36,110],"this":[37],"research,":[38],"we":[39,58],"evaluate":[40],"the":[41,49,95,103],"impact":[42],"3D":[45,100,117],"fabrication":[46],"latency":[50,75,84,123],"arithmetic":[54],"functional":[55],"units.":[56],"Specifically,":[57],"study":[59],"integer":[60],"adders":[61],"shifters":[63],"as":[64],"they":[65],"have":[66],"very":[67],"different":[68],"characteristics.":[70],"An":[71],"adder's":[72],"critical":[73],"path":[74],"is":[76,85],"dominated":[77],"by":[78,89],"logic/gate":[79],"delays,":[80],"while":[81],"shifter's":[83],"more":[86],"greatly":[87],"affected":[88],"wire":[90],"delay.":[91],"We":[92],"demonstrate":[93],"that":[94],"potential":[96],"benefits":[97],"are":[102],"greatest":[104],"when":[105],"applied":[106],"wire-bound":[108],"circuits.":[109],"particular,":[111],"barrel":[113],"shifter":[114],"implemented":[115],"in":[116,122,129],"exhibits":[118],"9%":[120],"reduction":[121,128],"simultaneous":[126],"8%":[127],"energy":[130]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":6}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}