{"id":"https://openalex.org/W2122750858","doi":"https://doi.org/10.1109/iscas.2006.1693691","title":"Systematic design flow for dynamic data management in visual texture decoder of MPEG-4","display_name":"Systematic design flow for dynamic data management in visual texture decoder of MPEG-4","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2122750858","doi":"https://doi.org/10.1109/iscas.2006.1693691","mag":"2122750858"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693691","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/130962","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111503427","display_name":"Alexandros Bartzas","orcid":null},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Bartzas","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece","Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009521851","display_name":"Miguel Peon","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Peon","raw_affiliation_strings":["Departamento Arquitectura de Computadores y Automatica, Universidad Computense de Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento Arquitectura de Computadores y Automatica, Universidad Computense de Madrid, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051970712","display_name":"Stylianos Mamagkakis","orcid":null},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S. Mamagkakis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074236306","display_name":"David Atienza","orcid":"https://orcid.org/0000-0001-9536-4947"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Atienza","raw_affiliation_strings":["Departamento Arquitectura de Computadores y Automatica, Universidad Computense de Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento Arquitectura de Computadores y Automatica, Universidad Computense de Madrid, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033235745","display_name":"Francky Catthoor","orcid":"https://orcid.org/0000-0002-3599-8515"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]},{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"F. Catthoort","raw_affiliation_strings":["IMEC vzw, Kapeldreef 75, 3001 Leuven, Belgium. Also Professor at","Katholieke Universiteit Leuven"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMEC vzw, Kapeldreef 75, 3001 Leuven, Belgium. Also Professor at","institution_ids":["https://openalex.org/I4210114974"]},{"raw_affiliation_string":"Katholieke Universiteit Leuven","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Soudris","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068721470","display_name":"M. Mendias","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Mendias","raw_affiliation_strings":["Departamento Arquitectura de Computadores y Automatica, Universidad Computense de Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento Arquitectura de Computadores y Automatica, Universidad Computense de Madrid, Spain","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19619997,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"4 pp.","last_page":"4750"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.984499990940094,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9818000197410583,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8413728475570679},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.6448436975479126},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5538964867591858},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5498034954071045},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5385997891426086},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5197717547416687},{"id":"https://openalex.org/keywords/dynamic-data","display_name":"Dynamic data","score":0.45673346519470215},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.44141411781311035},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.42158043384552},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4159665107727051},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.41171061992645264},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.4109296500682831},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.3932776153087616},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.37171176075935364},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2767246961593628},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.22658351063728333},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14007848501205444}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8413728475570679},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.6448436975479126},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5538964867591858},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5498034954071045},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5385997891426086},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5197717547416687},{"id":"https://openalex.org/C197298091","wikidata":"https://www.wikidata.org/wiki/Q5318963","display_name":"Dynamic data","level":2,"score":0.45673346519470215},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.44141411781311035},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.42158043384552},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4159665107727051},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.41171061992645264},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.4109296500682831},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.3932776153087616},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.37171176075935364},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2767246961593628},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.22658351063728333},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14007848501205444},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2006.1693691","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:130962","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/130962","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.tind.io:130962","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/33455","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:130962","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/130962","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W578180010","https://openalex.org/W1545963577","https://openalex.org/W1559283829","https://openalex.org/W1827587303","https://openalex.org/W1899349177","https://openalex.org/W1975545799","https://openalex.org/W1998141415","https://openalex.org/W2062984764","https://openalex.org/W2086329118","https://openalex.org/W2125264433","https://openalex.org/W2131217241","https://openalex.org/W2140243169","https://openalex.org/W2163363366","https://openalex.org/W2506983566","https://openalex.org/W4237401226","https://openalex.org/W4247977365","https://openalex.org/W6638812571"],"related_works":["https://openalex.org/W2301943189","https://openalex.org/W2121751203","https://openalex.org/W2518930778","https://openalex.org/W3021889911","https://openalex.org/W3019027124","https://openalex.org/W4287991338","https://openalex.org/W2108471802","https://openalex.org/W2127001124","https://openalex.org/W3216789879","https://openalex.org/W2244179743"],"abstract_inverted_index":{"There":[0],"is":[1],"a":[2,46,72,97],"clear":[3],"trend":[4],"of":[5,50,75,79],"future":[6],"embedded":[7,100],"systems":[8],"in":[9,22,35,105,111],"moving":[10],"toward":[11],"wireless,":[12],"multimedia,":[13],"multi-functional":[14],"and":[15,30,38,70,108],"ubiquitous":[16],"applications.":[17],"This":[18],"emerges":[19],"new":[20],"challenges":[21],"the":[23,58,76,80,84,88],"existing":[24],"solutions":[25],"on":[26,96],"performance,":[27],"power,":[28],"flexibility":[29],"costs,":[31],"calling":[32],"for":[33],"innovations":[34],"both":[36],"architecture":[37],"design":[39,47],"methodology.":[40],"In":[41],"this":[42],"paper,":[43],"we":[44],"propose":[45],"flow":[48,86],"consisting":[49],"three":[51],"stages":[52],"to":[53,60],"handle":[54],"dynamic":[55,64],"data,":[56],"allowing":[57],"designer":[59],"create":[61,71],"highly":[62],"customized":[63],"memory":[65,106],"managers,":[66],"make":[67],"them":[68],"bank-aware":[69],"design-time":[73],"schedule":[74],"different":[77],"tasks":[78],"application.":[81],"We":[82],"evaluated":[83],"proposed":[85],"using":[87],"visual":[89],"texture":[90],"coding":[91],"(VTC)":[92],"application,":[93],"mapping":[94],"it":[95],"dual":[98],"processor":[99],"platform":[101],"achieving":[102],"5.5%":[103],"reduction":[104],"footprint":[107],"10%":[109],"gains":[110],"execution":[112],"time.":[113]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}