{"id":"https://openalex.org/W2130458007","doi":"https://doi.org/10.1109/iscas.2006.1693653","title":"Concurrent bit-plane coding architecture for EBCOT in JPEG2000","display_name":"Concurrent bit-plane coding architecture for EBCOT in JPEG2000","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2130458007","doi":"https://doi.org/10.1109/iscas.2006.1693653","mag":"2130458007"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693653","is_oa":true,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693653","pdf_url":"https://tkuir.lib.tku.edu.tw/dspace/bitstream/987654321/60894/1/Concurrent+bit-plane+coding+architecture+for+EBCOT+in+JPEG2000.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://tkuir.lib.tku.edu.tw/dspace/bitstream/987654321/60894/1/Concurrent+bit-plane+coding+architecture+for+EBCOT+in+JPEG2000.pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025986552","display_name":"Jen\u2010Shiun Chiang","orcid":"https://orcid.org/0000-0001-7536-8967"},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jen-Shiun Chiang","raw_affiliation_strings":["Department of Electrical Engineering, VLSI Laboratory, Tamkang University, Taipei, Taiwan","Dept. of Electr. Eng., Tamkang Univ., Taipei"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, VLSI Laboratory, Tamkang University, Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Tamkang Univ., Taipei","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003332760","display_name":"Chang-Yo Hsieh","orcid":null},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chang-Yo Hsieh","raw_affiliation_strings":["Department of Electrical Engineering, VLSI Laboratory, Tamkang University, Taipei, Taiwan","Dept. of Electr. Eng., Tamkang Univ., Taipei"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, VLSI Laboratory, Tamkang University, Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Tamkang Univ., Taipei","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108518095","display_name":"Jin-Chan Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Chan Liu","raw_affiliation_strings":["Department of Electrical Engineering, VLSI Laboratory, Tamkang University, Taipei, Taiwan","Dept. of Electr. Eng., Tamkang Univ., Taipei"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, VLSI Laboratory, Tamkang University, Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Tamkang Univ., Taipei","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017168070","display_name":"Cheng-Chih Chien","orcid":null},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Chih Chien","raw_affiliation_strings":["Department of Electrical Engineering, VLSI Laboratory, Tamkang University, Taipei, Taiwan","Dept. of Electr. Eng., Tamkang Univ., Taipei"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, VLSI Laboratory, Tamkang University, Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Tamkang Univ., Taipei","institution_ids":["https://openalex.org/I107470533"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I107470533"],"apc_list":null,"apc_paid":null,"fwci":0.8106,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70491979,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"3","issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9850000143051147,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.82248854637146},{"id":"https://openalex.org/keywords/jpeg-2000","display_name":"JPEG 2000","score":0.6784130930900574},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5589284896850586},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5000672340393066},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.47863712906837463},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.473952054977417},{"id":"https://openalex.org/keywords/bit-plane","display_name":"Bit plane","score":0.4519287943840027},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4152941107749939},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4031122326850891},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35662519931793213},{"id":"https://openalex.org/keywords/bit-field","display_name":"Bit field","score":0.28135645389556885},{"id":"https://openalex.org/keywords/image-compression","display_name":"Image compression","score":0.19031736254692078},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14055606722831726},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.12867015600204468},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08671405911445618},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.07716193795204163},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07453030347824097}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.82248854637146},{"id":"https://openalex.org/C69216139","wikidata":"https://www.wikidata.org/wiki/Q931783","display_name":"JPEG 2000","level":5,"score":0.6784130930900574},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5589284896850586},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5000672340393066},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.47863712906837463},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.473952054977417},{"id":"https://openalex.org/C56056324","wikidata":"https://www.wikidata.org/wiki/Q878866","display_name":"Bit plane","level":4,"score":0.4519287943840027},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4152941107749939},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4031122326850891},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35662519931793213},{"id":"https://openalex.org/C183383400","wikidata":"https://www.wikidata.org/wiki/Q2374485","display_name":"Bit field","level":3,"score":0.28135645389556885},{"id":"https://openalex.org/C13481523","wikidata":"https://www.wikidata.org/wiki/Q412438","display_name":"Image compression","level":4,"score":0.19031736254692078},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14055606722831726},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.12867015600204468},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08671405911445618},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.07716193795204163},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07453030347824097},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C25197100","wikidata":"https://www.wikidata.org/wiki/Q890886","display_name":"Drilling","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2006.1693653","is_oa":true,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693653","pdf_url":"https://tkuir.lib.tku.edu.tw/dspace/bitstream/987654321/60894/1/Concurrent+bit-plane+coding+architecture+for+EBCOT+in+JPEG2000.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:tkuir.lib.tku.edu.tw:987654321/60894","is_oa":false,"landing_page_url":"https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/60894","pdf_url":null,"source":{"id":"https://openalex.org/S4406922698","display_name":"Tamkang University Institutional Repository (TKUIR)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},{"id":"pmh:oai:tkuir.lib.tku.edu.tw:987654321/70349","is_oa":false,"landing_page_url":"https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/70349","pdf_url":null,"source":{"id":"https://openalex.org/S4406922698","display_name":"Tamkang University Institutional Repository (TKUIR)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"doi:10.1109/iscas.2006.1693653","is_oa":true,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693653","pdf_url":"https://tkuir.lib.tku.edu.tw/dspace/bitstream/987654321/60894/1/Concurrent+bit-plane+coding+architecture+for+EBCOT+in+JPEG2000.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2130458007.pdf","grobid_xml":"https://content.openalex.org/works/W2130458007.grobid-xml"},"referenced_works_count":8,"referenced_works":["https://openalex.org/W1927369396","https://openalex.org/W1943217694","https://openalex.org/W2066437933","https://openalex.org/W2099563019","https://openalex.org/W2109303774","https://openalex.org/W2132573196","https://openalex.org/W2167120242","https://openalex.org/W6640230869"],"related_works":["https://openalex.org/W2161858230","https://openalex.org/W2062662858","https://openalex.org/W1995021544","https://openalex.org/W2325591523","https://openalex.org/W2351161766","https://openalex.org/W2321268379","https://openalex.org/W2460574671","https://openalex.org/W3148254421","https://openalex.org/W1562806432","https://openalex.org/W1984954390"],"abstract_inverted_index":{"This":[0,82],"work":[1],"presents":[2],"a":[3],"concurrent":[4,41,118],"bit-plane":[5,119],"coding":[6,120],"architecture":[7,13,42,121],"for":[8,94],"EBCOT":[9],"of":[10,31,61,105],"JPEG2000.":[11],"The":[12],"uses":[14],"two":[15,63],"bit-planes":[16,64],"at":[17,68],"the":[18,29,37,59,62,69,72,79,86,91,102,106,111,116,124],"same":[19,70],"time":[20,71,93,126],"to":[21],"encode":[22],"data":[23,55,60,77],"and":[24,67,89],"this":[25],"scheme":[26],"can":[27,43,53,74,84,99,122],"reduce":[28,101,123],"requirement":[30],"internal":[32,46,107],"memory":[33],"efficiently.":[34],"Compared":[35,109],"with":[36,110],"conventional":[38,112],"approach,":[39],"our":[40,49],"save":[44],"8K-bit":[45],"memory.":[47,81,108],"In":[48],"proposed":[50,117],"architecture,":[51,115],"it":[52],"process":[54],"as":[56,58],"long":[57],"are":[65],"available,":[66],"system":[73],"keep":[75],"reading":[76,95],"from":[78],"external":[80,96],"approach":[83],"increase":[85],"computation":[87,125],"efficiency":[88],"avoid":[90],"waiting":[92],"data.":[97],"It":[98],"also":[100],"access":[103],"times":[104],"context":[113],"modeling":[114],"by":[127],"more":[128],"than":[129],"50%.":[130]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2016-06-24T00:00:00"}