{"id":"https://openalex.org/W2144098779","doi":"https://doi.org/10.1109/iscas.2006.1693526","title":"A Frequency Estimation Algorithm for ADPLL Designs with Two-Cycle Lock-In Time","display_name":"A Frequency Estimation Algorithm for ADPLL Designs with Two-Cycle Lock-In Time","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2144098779","doi":"https://doi.org/10.1109/iscas.2006.1693526","mag":"2144098779"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693526","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693526","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070037715","display_name":"Chia-Tsun Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Tsun Wu","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Graduate Inst. of Electron. Eng., National Taiwan Univ., Taipei"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Inst. of Electron. Eng., National Taiwan Univ., Taipei","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100392064","display_name":"Wei Wang","orcid":"https://orcid.org/0000-0002-7180-831X"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei Wang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Graduate Inst. of Electron. Eng., National Taiwan Univ., Taipei"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Inst. of Electron. Eng., National Taiwan Univ., Taipei","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005575420","display_name":"I\u2010Chyn Wey","orcid":"https://orcid.org/0000-0003-3412-6958"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"I.-C. Wey","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Graduate Inst. of Electron. Eng., National Taiwan Univ., Taipei"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Inst. of Electron. Eng., National Taiwan Univ., Taipei","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109465340","display_name":"An-Yeu Wu","orcid":"https://orcid.org/0000-0003-4731-8633"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"An-Yeu Wu","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Graduate Inst. of Electron. Eng., National Taiwan Univ., Taipei"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Inst. of Electron. Eng., National Taiwan Univ., Taipei","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"4082","last_page":"4085"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7084496021270752},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6958892941474915},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.6367965936660767},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.6145166754722595},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.542743980884552},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5391109585762024},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4745006263256073},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.445973664522171},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4358295202255249},{"id":"https://openalex.org/keywords/binary-search-algorithm","display_name":"Binary search algorithm","score":0.42881983518600464},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4191029369831085},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41760870814323425},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2353285253047943},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2243703305721283},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19192451238632202},{"id":"https://openalex.org/keywords/search-algorithm","display_name":"Search algorithm","score":0.17234018445014954},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1240253746509552},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.08513712882995605}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7084496021270752},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6958892941474915},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.6367965936660767},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.6145166754722595},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.542743980884552},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5391109585762024},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4745006263256073},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.445973664522171},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4358295202255249},{"id":"https://openalex.org/C121610932","wikidata":"https://www.wikidata.org/wiki/Q243754","display_name":"Binary search algorithm","level":3,"score":0.42881983518600464},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4191029369831085},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41760870814323425},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2353285253047943},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2243703305721283},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19192451238632202},{"id":"https://openalex.org/C125583679","wikidata":"https://www.wikidata.org/wiki/Q755673","display_name":"Search algorithm","level":2,"score":0.17234018445014954},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1240253746509552},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.08513712882995605},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2006.1693526","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693526","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:140.112.114.62:246246/200704191001111","is_oa":false,"landing_page_url":"http://ntur.lib.ntu.edu.tw//handle/246246/200704191001111","pdf_url":null,"source":{"id":"https://openalex.org/S4306402491","display_name":"NTUR (\u81fa\u7063\u6a5f\u69cb\u5178\u85cf)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I16733864","host_organization_name":"National Taiwan University","host_organization_lineage":["https://openalex.org/I16733864"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2059166966","https://openalex.org/W2116013847","https://openalex.org/W2137120286","https://openalex.org/W2150143405","https://openalex.org/W2156342621","https://openalex.org/W2160079210","https://openalex.org/W6680237377","https://openalex.org/W6682337461"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2097523295","https://openalex.org/W4360861688","https://openalex.org/W3134930219","https://openalex.org/W984417604","https://openalex.org/W2967785526","https://openalex.org/W2908000842","https://openalex.org/W2065391525","https://openalex.org/W2936029881","https://openalex.org/W2072077388"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"frequency-estimation":[4],"algorithm":[5],"for":[6],"the":[7,17,24,34,78],"ADPLL":[8,19,54],"designs":[9],"instead":[10],"of":[11,52,68,81],"traditional":[12],"binary":[13],"frequency-search":[14],"algorithm.":[15],"With":[16],"proposed":[18,53],"architecture":[20],"and":[21],"synchronization":[22],"process,":[23],"lock":[25,42],"time":[26,43],"can":[27],"be":[28],"optimized":[29],"to":[30,84],"two":[31,46],"cycles.":[32,49],"As":[33],"reference":[35,47],"clock":[36,48],"varies":[37],"or":[38],"frequency":[39,79],"multiplication":[40],"switches,":[41],"holds":[44],"in":[45,58],"An":[50],"implementation":[51],"design":[55],"is":[56],"realized":[57],"UMC":[59],"0.18":[60],"mum":[61,70],"1P6M":[62],"CMOS":[63],"technology":[64],"with":[65,87],"core":[66],"area":[67],"520times530":[69],"<sup":[71],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[72],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[73],".":[74],"The":[75],"PLL":[76],"has":[77],"range":[80],"140":[82],"MHz":[83,86],"1030":[85],"22ps":[88],"DCO":[89],"resolution":[90]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}