{"id":"https://openalex.org/W1579967110","doi":"https://doi.org/10.1109/iscas.2006.1693481","title":"NIUGAP: Low Latency Network Interface Architecture with Gray Code for Networks-on-Chip","display_name":"NIUGAP: Low Latency Network Interface Architecture with Gray Code for Networks-on-Chip","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1579967110","doi":"https://doi.org/10.1109/iscas.2006.1693481","mag":"1579967110"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067007480","display_name":"Daewook Kim","orcid":"https://orcid.org/0000-0002-1122-8727"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daewook Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","Dept. of Electr. & Comput. Eng., Minnesota Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Minnesota Univ","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005237416","display_name":"Manho Kim","orcid":"https://orcid.org/0000-0002-0277-6326"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Manho Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","Dept. of Electr. & Comput. Eng., Minnesota Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Minnesota Univ","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041064476","display_name":"Gerald E. Sobelman","orcid":"https://orcid.org/0000-0002-4415-7320"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G.E. Sobelman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","Dept. of Electr. & Comput. Eng., Minnesota Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Minnesota Univ","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":0.9464,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.77272133,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"24","issue":null,"first_page":"3902","last_page":"3905"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.98580002784729,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7933977842330933},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.620599627494812},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6147204041481018},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6119843125343323},{"id":"https://openalex.org/keywords/network-interface","display_name":"Network interface","score":0.6119399070739746},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5814820528030396},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.536833643913269},{"id":"https://openalex.org/keywords/gray-code","display_name":"Gray code","score":0.5341714024543762},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5286918878555298},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.5200976133346558},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5164192318916321},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5098227858543396},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5074395537376404},{"id":"https://openalex.org/keywords/network-architecture","display_name":"Network architecture","score":0.4275428354740143},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3319867253303528},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32677584886550903},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2143523395061493}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7933977842330933},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.620599627494812},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6147204041481018},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6119843125343323},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.6119399070739746},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5814820528030396},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.536833643913269},{"id":"https://openalex.org/C129861397","wikidata":"https://www.wikidata.org/wiki/Q332772","display_name":"Gray code","level":2,"score":0.5341714024543762},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5286918878555298},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.5200976133346558},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5164192318916321},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5098227858543396},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5074395537376404},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.4275428354740143},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3319867253303528},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32677584886550903},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2143523395061493},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W10029574","https://openalex.org/W93405014","https://openalex.org/W1527470645","https://openalex.org/W1574396483","https://openalex.org/W2108119405","https://openalex.org/W2154597023","https://openalex.org/W2154612977","https://openalex.org/W2170954333","https://openalex.org/W2346520812","https://openalex.org/W6600424713","https://openalex.org/W6704893962"],"related_works":["https://openalex.org/W1606574587","https://openalex.org/W1556003661","https://openalex.org/W1971358294","https://openalex.org/W1501464578","https://openalex.org/W3004221938","https://openalex.org/W4281762513","https://openalex.org/W2151176684","https://openalex.org/W3083113490","https://openalex.org/W4287672235","https://openalex.org/W2385482404"],"abstract_inverted_index":{"The":[0,50],"implementation":[1],"of":[2,72,84],"a":[3,31,37,61,81],"high-performance":[4],"network-on-chip":[5],"(NoC)":[6],"requires":[7],"an":[8],"efficient":[9],"design":[10],"for":[11],"the":[12,19,23,70,73,90],"network":[13,21],"interface":[14],"unit":[15],"(NIU)":[16],"that":[17,35,77],"connects":[18],"switched":[20],"to":[22,44,89],"IP":[24],"cores.":[25],"In":[26],"this":[27],"paper,":[28],"we":[29],"present":[30],"novel":[32],"NIU":[33],"architecture":[34,52,74],"utilizes":[36],"Gray":[38],"code":[39],"based":[40],"packet":[41,48,85],"reordering":[42,92],"methodology":[43],"achieve":[45],"low":[46],"latency":[47],"processing.":[49],"proposed":[51],"has":[53],"been":[54],"implemented":[55],"with":[56],"VHDL":[57],"and":[58,75],"synthesized":[59],"using":[60],"0.25":[62],"/spl":[63],"mu/m":[64],"ASIC":[65],"technology.":[66],"Simulation":[67],"results":[68],"verify":[69],"functionality":[71],"show":[76],"it":[78],"can":[79],"save":[80],"substantial":[82],"amount":[83],"processing":[86],"time":[87],"compared":[88],"conventional":[91],"scheme.":[93]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}