{"id":"https://openalex.org/W1902178145","doi":"https://doi.org/10.1109/iscas.2006.1693467","title":"Leakage energy reduction techniques in deep submicron cache memories: a comparative study","display_name":"Leakage energy reduction techniques in deep submicron cache memories: a comparative study","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1902178145","doi":"https://doi.org/10.1109/iscas.2006.1693467","mag":"1902178145"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693467","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693467","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011214102","display_name":"Fabio Frustaci","orcid":"https://orcid.org/0000-0001-5795-4321"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Frustaci","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems, University of Calabria, Rende, Cosenza, Italy","Dept. of Electron., Comput. Sci. & Syst., Calabria Univ., Rende, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Rende, Cosenza, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Dept. of Electron., Comput. Sci. & Syst., Calabria Univ., Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003003043","display_name":"Pasquale Corsonello","orcid":"https://orcid.org/0000-0002-9528-1110"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Corsonello","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems, University of Calabria, Rende, Cosenza, Italy","Dept. of Electron., Comput. Sci. & Syst., Calabria Univ., Rende, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Rende, Cosenza, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Dept. of Electron., Comput. Sci. & Syst., Calabria Univ., Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074662921","display_name":"Stefania Perri","orcid":"https://orcid.org/0000-0003-1363-9201"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Perri","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems, University of Calabria, Rende, Cosenza, Italy","Dept. of Electron., Comput. Sci. & Syst., Calabria Univ., Rende, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Rende, Cosenza, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Dept. of Electron., Comput. Sci. & Syst., Calabria Univ., Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032249162","display_name":"G. Cocorullo","orcid":"https://orcid.org/0000-0001-9133-0774"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Cocorullo","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems, University of Calabria, Rende, Cosenza, Italy","Dept. of Electron., Comput. Sci. & Syst., Calabria Univ., Rende, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Rende, Cosenza, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Dept. of Electron., Comput. Sci. & Syst., Calabria Univ., Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45204951"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"38","issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8075101375579834},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.716023325920105},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6753787398338318},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6149004101753235},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.583633542060852},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5721865892410278},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5704341530799866},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4719212055206299},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4623955190181732},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.45414140820503235},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42137184739112854},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4188508093357086},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3903399109840393},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2759101986885071},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21574386954307556},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20157399773597717},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.19798630475997925},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18962350487709045},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.184127539396286},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06542259454727173}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8075101375579834},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.716023325920105},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6753787398338318},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6149004101753235},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.583633542060852},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5721865892410278},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5704341530799866},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4719212055206299},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4623955190181732},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.45414140820503235},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42137184739112854},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4188508093357086},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3903399109840393},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2759101986885071},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21574386954307556},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20157399773597717},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.19798630475997925},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18962350487709045},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.184127539396286},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06542259454727173},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2006.1693467","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693467","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.1009.7224","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1009.7224","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Giuseppe_Cocorullo/publication/224647948_Leakage_energy_reduction_techniques_in_deep_submicron_cache_memories_a_comparative_study/links/0fcfd50ade8386885f000000.pdf?origin%3Dpublication_detail","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.1018.138","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1018.138","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Giuseppe_Cocorullo/publication/224647948_Leakage_energy_reduction_techniques_in_deep_submicron_cache_memories_a_comparative_study/links/0fcfd50ade8386885f000000.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1527927453","https://openalex.org/W1553781048","https://openalex.org/W1562342676","https://openalex.org/W1575022128","https://openalex.org/W2001236779","https://openalex.org/W2094662129","https://openalex.org/W2097928350","https://openalex.org/W2103126659","https://openalex.org/W2109458212","https://openalex.org/W3146646707"],"related_works":["https://openalex.org/W2117824263","https://openalex.org/W2134421493","https://openalex.org/W2924345281","https://openalex.org/W2122696791","https://openalex.org/W2186949690","https://openalex.org/W2167303720","https://openalex.org/W2154109900","https://openalex.org/W2497617944","https://openalex.org/W3019064768","https://openalex.org/W1563139915"],"abstract_inverted_index":{"Static":[0],"energy":[1,46,64,86,110,132,141],"consumption":[2],"due":[3,143],"to":[4,30,54,124,128,144],"subthreshold":[5,33],"leakage":[6,69,109],"current":[7,34],"is":[8,71],"one":[9],"of":[10,76,148],"the":[11,21,32,44,48,55,62,74,106,108,114,118,129,145],"main":[12],"concern":[13],"in":[14,35,117,135],"on-chip":[15],"level-1":[16],"and":[17,93],"level-2":[18],"cache.":[19],"In":[20,59],"last":[22],"few":[23],"years":[24],"several":[25],"techniques":[26,41,116],"have":[27,98],"been":[28,99],"proposed":[29],"limit":[31],"a":[36,77,139],"SRAM":[37,57],"cell.":[38],"Unfortunately,":[39],"these":[40],"also":[42],"increase":[43],"dynamic":[45,85,131],"during":[47],"cell":[49],"access":[50],"operation,":[51],"with":[52],"respect":[53],"conventional":[56],"architecture.":[58],"this":[60],"paper":[61],"actual":[63],"saving":[65,111,142],"offered":[66],"by":[67,113],"low":[68],"approaches":[70],"investigated,":[72],"within":[73],"context":[75],"microprocessor":[78],"memory":[79],"hierarchy,":[80],"taking":[81],"into":[82],"account":[83],"their":[84],"overheads.":[87],"Simulation":[88],"based":[89],"on":[90],"UMC":[91],"0.18mum-1.8V":[92],"ST":[94],"90nm-1V":[95],"process":[96],"models":[97],"performed.":[100],"Results":[101],"show":[102],"that,":[103],"for":[104],"both":[105],"technologies,":[107],"achieved":[112],"analyzed":[115],"first":[119],"cache":[120],"level":[121],"turns":[122],"out":[123],"be":[125],"inadequate,":[126],"owing":[127],"extra":[130],"dissipation.":[133],"Only":[134],"UL2":[136],"they":[137],"assure":[138],"net":[140],"smaller":[146],"number":[147],"accesses":[149]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}