{"id":"https://openalex.org/W2150483054","doi":"https://doi.org/10.1109/iscas.2006.1693425","title":"A stream register file unit for reconfigurable processors","display_name":"A stream register file unit for reconfigurable processors","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2150483054","doi":"https://doi.org/10.1109/iscas.2006.1693425","mag":"2150483054"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693425","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693425","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070004082","display_name":"Fabio Campi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Campi","raw_affiliation_strings":["STMicroelectronics, Agrate-Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Agrate-Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047353882","display_name":"P. Zoffoli","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Zoffoli","raw_affiliation_strings":["ARCES, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045668159","display_name":"Claudio Mucci","orcid":"https://orcid.org/0000-0002-4660-207X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Mucci","raw_affiliation_strings":["ARCES, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034624261","display_name":"M. Bocchi","orcid":"https://orcid.org/0009-0003-0559-0409"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Bocchi","raw_affiliation_strings":["ARCES, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036359287","display_name":"Antonio Deledda","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Deledda","raw_affiliation_strings":["ARCES, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110891226","display_name":"Mario De Dominicis","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. De Dominicis","raw_affiliation_strings":["ARCES, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082880247","display_name":"A. Vitkovski","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Vitkovski","raw_affiliation_strings":["ARCES, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8537,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.7464144,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.9144124984741211},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8024104833602905},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5364274382591248},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5091783404350281},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.48314398527145386},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4572434723377228},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45541951060295105},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3527716398239136},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33454209566116333},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3222759962081909},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.23291295766830444}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.9144124984741211},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8024104833602905},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5364274382591248},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5091783404350281},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.48314398527145386},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4572434723377228},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45541951060295105},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3527716398239136},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33454209566116333},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3222759962081909},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.23291295766830444}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693425","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693425","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1581708820","https://openalex.org/W1586253284","https://openalex.org/W1587952852","https://openalex.org/W1974169079","https://openalex.org/W1993710955","https://openalex.org/W2000351691","https://openalex.org/W2025787141","https://openalex.org/W2048167605","https://openalex.org/W2070392651","https://openalex.org/W2146188244","https://openalex.org/W2152936120","https://openalex.org/W2534060050","https://openalex.org/W2539352587","https://openalex.org/W4236485791","https://openalex.org/W4247613350"],"related_works":["https://openalex.org/W2042399072","https://openalex.org/W3144620029","https://openalex.org/W2356166161","https://openalex.org/W2130533867","https://openalex.org/W2540018280","https://openalex.org/W2139082473","https://openalex.org/W2045163867","https://openalex.org/W2059502833","https://openalex.org/W2155131180","https://openalex.org/W2589715212"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,11,24,71],"local":[4],"buffer":[5],"memory":[6],"in":[7,19,23,32,46,54,70,90],"the":[8,40,47,55,75],"form":[9],"of":[10,49,57],"stream":[12],"register":[13],"file":[14],"(SRF)":[15],"that":[16],"was":[17,66],"developed":[18],"order":[20,56],"to":[21,39],"connect,":[22],"compiler-friendly":[25],"pattern,":[26],"large-bandwidth":[27],"run-time":[28],"configurable":[29],"logic":[30],"units":[31],"processor-based":[33],"SOCs.":[34],"The":[35,59,79],"proposed":[36],"SRF":[37],"offers":[38],"host":[41],"SOC":[42,72,80],"system":[43],"performance":[44],"speedups":[45],"range":[48],"4times,":[50],"with":[51],"area/power":[52],"overhead":[53],"6%.":[58],"described":[60],"hardware":[61],"and":[62],"algorithm":[63],"mapping":[64],"strategy":[65],"implemented":[67],"on":[68,74],"silicon":[69],"based":[73],"PiCoGA":[76],"reconfigurable":[77],"architecture.":[78],"provides":[81],"an":[82],"average":[83],"450":[84],"MOPS":[85],"(mega":[86],"operations":[87],"per":[88],"Second)":[89],"STM":[91],"CMOS090":[92],"technology":[93],"running":[94],"at":[95],"100MHZ":[96]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}