{"id":"https://openalex.org/W2105744152","doi":"https://doi.org/10.1109/iscas.2006.1693423","title":"Superpipelined reconfigurable hardware for DSP","display_name":"Superpipelined reconfigurable hardware for DSP","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2105744152","doi":"https://doi.org/10.1109/iscas.2006.1693423","mag":"2105744152"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693423","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693423","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084592794","display_name":"Mitchell J. Myjak","orcid":"https://orcid.org/0000-0002-3807-3542"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.J. Myjak","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA","Sch. of Electr. Eng. & Comput. Sci.,, Washington State Univ., Pullman, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]},{"raw_affiliation_string":"Sch. of Electr. Eng. & Comput. Sci.,, Washington State Univ., Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057615824","display_name":"J.G. Delgado-Frias","orcid":"https://orcid.org/0000-0002-7026-9991"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.G. Delgado-Frias","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA","Sch. of Electr. Eng. & Comput. Sci.,, Washington State Univ., Pullman, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]},{"raw_affiliation_string":"Sch. of Electr. Eng. & Comput. Sci.,, Washington State Univ., Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72951846"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"3526","issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7185731530189514},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6420803070068359},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.639142632484436},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6390348076820374},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5548457503318787},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4902389645576477},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4700319468975067},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46494853496551514},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4570896327495575},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41282880306243896},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3635593056678772},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16092360019683838},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09834340214729309}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7185731530189514},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6420803070068359},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.639142632484436},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6390348076820374},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5548457503318787},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4902389645576477},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4700319468975067},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46494853496551514},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4570896327495575},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41282880306243896},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3635593056678772},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16092360019683838},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09834340214729309},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2006.1693423","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693423","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.117.5233","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.117.5233","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.wsu.edu/~jdelgado/papers/2006/VLSI_Mitch.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W186213704","https://openalex.org/W1885706698","https://openalex.org/W1888831833","https://openalex.org/W2063306466","https://openalex.org/W2086226267","https://openalex.org/W2164413594","https://openalex.org/W2166709631","https://openalex.org/W2167956099","https://openalex.org/W3103339143","https://openalex.org/W4231238541","https://openalex.org/W6607576089"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2113308450"],"abstract_inverted_index":{"Reconfigurable":[0],"hardware":[1],"offers":[2],"a":[3,58,72,100,114],"number":[4,73],"of":[5,74],"advantages":[6],"over":[7],"custom":[8],"integrated":[9],"circuits,":[10],"including":[11,79],"low":[12],"development":[13],"cost,":[14],"high":[15,18],"flexibility,":[16],"and":[17,47,84],"adaptability":[19],"to":[20,51,76],"changing":[21],"requirements.":[22],"However,":[23],"this":[24,53,105],"alternative":[25],"does":[26],"incur":[27],"some":[28],"reduction":[29],"in":[30,44,99,119],"performance,":[31,78],"especially":[32],"for":[33],"computationally":[34],"intensive":[35],"tasks":[36],"such":[37],"as":[38],"digital":[39],"signal":[40],"processing.":[41],"Recent":[42],"developments":[43],"both":[45],"research":[46],"industry":[48],"have":[49],"aimed":[50],"reduce":[52],"gap.":[54],"This":[55],"paper":[56],"introduces":[57],"novel":[59],"reconfigurable":[60],"architecture":[61,70],"that":[62,91,109],"pipelines":[63],"computations":[64],"at":[65,96],"the":[66,92,110],"bit":[67],"level.":[68],"The":[69],"includes":[71],"features":[75],"improve":[77],"medium-grain":[80],"cells,":[81],"hierarchical":[82],"interconnections,":[83],"minimal":[85],"clocking":[86],"overhead.":[87],"Circuit":[88],"simulations":[89],"demonstrate":[90],"basic":[93],"cell":[94],"runs":[95],"1.5":[97],"GHz":[98],"modest":[101],"180-nm":[102],"technology.":[103],"At":[104],"speed,":[106],"we":[107],"estimate":[108],"device":[111],"could":[112],"compute":[113],"256-point":[115],"fast":[116],"Fourier":[117],"transform":[118],"829":[120],"ns":[121]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}