{"id":"https://openalex.org/W1504468813","doi":"https://doi.org/10.1109/iscas.2006.1693421","title":"High performance circuit techniques for dynamic OR gates","display_name":"High performance circuit techniques for dynamic OR gates","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1504468813","doi":"https://doi.org/10.1109/iscas.2006.1693421","mag":"1504468813"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085620743","display_name":"Bahman Kheradmand\u2010Boroujeni","orcid":"https://orcid.org/0000-0002-4230-8228"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"B. Kheradmand-Boroujeni","raw_affiliation_strings":["Nanoelectronics Center of Excellence, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","Sch. of Electr. & Comput. Eng., Tehran Univ"],"affiliations":[{"raw_affiliation_string":"Nanoelectronics Center of Excellence, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Tehran Univ","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009061356","display_name":"Fatemeh Aezinia","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"F. Aezinia","raw_affiliation_strings":["Nanoelectronics Center of Excellence, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","Sch. of Electr. & Comput. Eng., Tehran Univ"],"affiliations":[{"raw_affiliation_string":"Nanoelectronics Center of Excellence, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Tehran Univ","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074063358","display_name":"Ali Afzali\u2010Kusha","orcid":"https://orcid.org/0000-0001-8614-2007"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"A. Afzali-Kusha","raw_affiliation_strings":["Nanoelectronics Center of Excellence, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","Sch. of Electr. & Comput. Eng., Tehran Univ"],"affiliations":[{"raw_affiliation_string":"Nanoelectronics Center of Excellence, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Tehran Univ","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5085620743"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03231925,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9366793632507324},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6607190370559692},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.6291902661323547},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5894578695297241},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5864125490188599},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5155196189880371},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5054824352264404},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47884631156921387},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.46584972739219666},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45044201612472534},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39272522926330566},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3398357629776001},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.24181970953941345},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2127465307712555},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10049813985824585}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9366793632507324},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6607190370559692},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.6291902661323547},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5894578695297241},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5864125490188599},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5155196189880371},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5054824352264404},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47884631156921387},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.46584972739219666},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45044201612472534},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39272522926330566},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3398357629776001},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.24181970953941345},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2127465307712555},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10049813985824585},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693421","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1934415477","https://openalex.org/W1988102072","https://openalex.org/W2083124406","https://openalex.org/W2135765099","https://openalex.org/W2140119827","https://openalex.org/W2144699973","https://openalex.org/W2150090234","https://openalex.org/W2154941994","https://openalex.org/W2168753134","https://openalex.org/W2171357178","https://openalex.org/W2541597859","https://openalex.org/W3172772885","https://openalex.org/W6640432219","https://openalex.org/W6797258325"],"related_works":["https://openalex.org/W1017999001","https://openalex.org/W188762367","https://openalex.org/W4361799621","https://openalex.org/W4295177619","https://openalex.org/W2127298806","https://openalex.org/W2109857948","https://openalex.org/W2791832526","https://openalex.org/W3205944968","https://openalex.org/W3165307257","https://openalex.org/W4226211266"],"abstract_inverted_index":{"In":[0,59],"this":[1],"paper,":[2],"two":[3],"methods":[4,14],"for":[5,84],"high":[6],"fan-in":[7],"dynamic":[8,56],"OR":[9,19,26],"gates":[10,98],"are":[11,15,78,99],"proposed.":[12],"The":[13],"called":[16],"high-speed":[17],"low-swing":[18],"gate":[20,27],"(HSLS-OR)":[21],"and":[22,90,93,95],"low-power":[23],"selective":[24],"evaluate":[25],"(LPSE-OR).":[28],"HSLS-OR":[29,92],"contains":[30],"separate":[31],"parallel":[32],"NMOS":[33,62],"logic":[34,63],"trees":[35],"in":[36,54,80,103],"which":[37],"one":[38],"controls":[39],"the":[40,44,55,61,81,86,111,114],"evaluation":[41,82],"phase":[42,83],"of":[43],"other":[45],"ones.":[46],"This":[47],"leads":[48],"to":[49,71,110],"a":[50],"low":[51],"voltage":[52],"swing":[53],"capacitive":[57],"nodes.":[58],"LPSE-OR,":[60],"tree":[64],"is":[65],"divided":[66],"into":[67],"several":[68],"successive":[69],"parts":[70,77],"prevent":[72],"using":[73,101],"strong":[74],"keepers.":[75],"Unnecessary":[76],"disabled":[79],"saving":[85],"power.":[87],"(16,":[88],"32,":[89],"64)-bit":[91,96],"(32":[94],"LPSE-OR":[97],"simulated":[100],"HSPICE":[102],"65":[104],"nm":[105],"bulk":[106],"CMOS":[107],"technology.":[108],"Compared":[109],"previous":[112],"works,":[113],"new":[115],"circuits":[116],"show":[117],"34-48%":[118],"better":[119],"power":[120],"delay":[121],"product":[122],"(PDP)":[123]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}