{"id":"https://openalex.org/W1552895118","doi":"https://doi.org/10.1109/iscas.2006.1693410","title":"Architecture of a VLSI cellular processor array for synchronous/asynchronous image processing","display_name":"Architecture of a VLSI cellular processor array for synchronous/asynchronous image processing","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1552895118","doi":"https://doi.org/10.1109/iscas.2006.1693410","mag":"1552895118"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693410","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034024301","display_name":"Alexey Lopich","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"A. Lopich","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University of Manchester, Institute of Science and Technology, UK","Sch. of Electr. & Electron. Eng., Manchester Univ., , UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University of Manchester, Institute of Science and Technology, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Manchester Univ., , UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057658631","display_name":"Piotr Dudek","orcid":"https://orcid.org/0000-0002-6511-6165"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"P. Dudek","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University of Manchester, Institute of Science and Technology, UK","Sch. of Electr. & Electron. Eng., Manchester Univ., , UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University of Manchester, Institute of Science and Technology, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Manchester Univ., , UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034024301"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":5.2653,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.95246946,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"33","issue":null,"first_page":"3618","last_page":"3621"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8553587794303894},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7671626806259155},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7319331169128418},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.7083101272583008},{"id":"https://openalex.org/keywords/cellular-architecture","display_name":"Cellular architecture","score":0.5945519208908081},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5884028077125549},{"id":"https://openalex.org/keywords/processor-array","display_name":"Processor array","score":0.5712747573852539},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.5546883940696716},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5415293574333191},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5163325071334839},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.5136417746543884},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.5037650465965271},{"id":"https://openalex.org/keywords/image-processor","display_name":"Image processor","score":0.42922982573509216},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4290081262588501},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3474389314651489},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.310474693775177},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1485983431339264},{"id":"https://openalex.org/keywords/applications-architecture","display_name":"Applications architecture","score":0.11759021878242493},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07532188296318054}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8553587794303894},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7671626806259155},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7319331169128418},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.7083101272583008},{"id":"https://openalex.org/C37139622","wikidata":"https://www.wikidata.org/wiki/Q386953","display_name":"Cellular architecture","level":5,"score":0.5945519208908081},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5884028077125549},{"id":"https://openalex.org/C2776189500","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Processor array","level":2,"score":0.5712747573852539},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.5546883940696716},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5415293574333191},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5163325071334839},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.5136417746543884},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.5037650465965271},{"id":"https://openalex.org/C2775941181","wikidata":"https://www.wikidata.org/wiki/Q861004","display_name":"Image processor","level":4,"score":0.42922982573509216},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4290081262588501},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3474389314651489},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.310474693775177},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1485983431339264},{"id":"https://openalex.org/C41065761","wikidata":"https://www.wikidata.org/wiki/Q2193309","display_name":"Applications architecture","level":4,"score":0.11759021878242493},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07532188296318054},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693410","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1549332819","https://openalex.org/W1567049177","https://openalex.org/W1831098980","https://openalex.org/W2083770087","https://openalex.org/W2097940478","https://openalex.org/W2097988027","https://openalex.org/W2104839467","https://openalex.org/W2115495417","https://openalex.org/W2124865142","https://openalex.org/W2625218749","https://openalex.org/W6739522587"],"related_works":["https://openalex.org/W2972668081","https://openalex.org/W196565075","https://openalex.org/W2507819933","https://openalex.org/W2495828995","https://openalex.org/W2539069741","https://openalex.org/W1984759516","https://openalex.org/W2165326264","https://openalex.org/W1586085728","https://openalex.org/W2290868279","https://openalex.org/W1552895118"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,7],"new":[4],"architecture":[5,47],"for":[6],"cellular":[8],"processor":[9,39],"array":[10],"integrated":[11],"circuit,":[12],"which":[13],"operates":[14],"in":[15,36,45,51],"both":[16,53],"discrete-":[17],"and":[18,30,55],"continuous-time":[19],"domains.":[20],"Asynchronous":[21],"propagation":[22],"networks,":[23],"enabling":[24],"trigger-wave":[25],"operations,":[26],"distance":[27],"transform":[28],"calculation,":[29],"long-distance":[31],"inter-processor":[32],"communication,":[33],"are":[34],"embedded":[35],"an":[37,46],"SIMD":[38],"array.":[40],"The":[41],"proposed":[42],"approach":[43],"results":[44],"that":[48],"is":[49],"efficient":[50],"implementing":[52],"local":[54],"global":[56],"image":[57],"processing":[58],"algorithms":[59]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}