{"id":"https://openalex.org/W1719451509","doi":"https://doi.org/10.1109/iscas.2006.1693367","title":"A CMOS circuit for embedded GHz measurement of digital signal rise time degradation","display_name":"A CMOS circuit for embedded GHz measurement of digital signal rise time degradation","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1719451509","doi":"https://doi.org/10.1109/iscas.2006.1693367","mag":"1719451509"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693367","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033278524","display_name":"Mona Safi-Harb","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Safi-Harb","raw_affiliation_strings":["Microelectronics & Computer Systems Laboratory, McGill University, Montreal, QUE, Canada","[Microelectron. & Comput. Syst. Lab., McGill Univ., Montreal, Que., Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics & Computer Systems Laboratory, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"[Microelectron. & Comput. Syst. Lab., McGill Univ., Montreal, Que., Canada]","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"G.W. Roberts","raw_affiliation_strings":["Microelectronics & Computer Systems Laboratory, McGill University, Montreal, QUE, Canada","[Microelectron. & Comput. Syst. Lab., McGill Univ., Montreal, Que., Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics & Computer Systems Laboratory, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"[Microelectron. & Comput. Syst. Lab., McGill Univ., Montreal, Que., Canada]","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"299","issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.760640561580658},{"id":"https://openalex.org/keywords/undersampling","display_name":"Undersampling","score":0.6502184867858887},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6471192836761475},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.642875075340271},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6211774349212646},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.513878345489502},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.509409487247467},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4876236021518707},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4630008339881897},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.43922510743141174},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.42393845319747925},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42212796211242676},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.42104867100715637},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.30711060762405396},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2521302103996277},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23858308792114258},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11687886714935303}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.760640561580658},{"id":"https://openalex.org/C136536468","wikidata":"https://www.wikidata.org/wiki/Q1225894","display_name":"Undersampling","level":2,"score":0.6502184867858887},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6471192836761475},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.642875075340271},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6211774349212646},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.513878345489502},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.509409487247467},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4876236021518707},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4630008339881897},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.43922510743141174},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.42393845319747925},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42212796211242676},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.42104867100715637},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.30711060762405396},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2521302103996277},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23858308792114258},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11687886714935303},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693367","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321747","display_name":"Fonds Qu\u00e9b\u00e9cois de la Recherche sur la Nature et les Technologies","ror":"https://ror.org/00b9f9778"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1597062741","https://openalex.org/W1870585997","https://openalex.org/W2116575043","https://openalex.org/W2131675349","https://openalex.org/W2143959659","https://openalex.org/W6677351133"],"related_works":["https://openalex.org/W2384756109","https://openalex.org/W4312516786","https://openalex.org/W2237508561","https://openalex.org/W1574257586","https://openalex.org/W364924225","https://openalex.org/W1565428738","https://openalex.org/W2104167653","https://openalex.org/W2185119442","https://openalex.org/W2621971384","https://openalex.org/W1558757026"],"abstract_inverted_index":{"An":[0],"embedded":[1],"diagnosis":[2],"circuit":[3,123,149],"for":[4,67],"quantifying":[5],"the":[6,29,51,56,72,77,84,112,135,138],"degradation":[7],"in":[8,23,76,87,106,126],"digital":[9],"signals":[10],"rise/fall":[11],"time":[12,78],"is":[13,74,100],"presented.":[14,146],"The":[15,122,147],"proposed":[16,139,148],"measurement":[17,160],"technique":[18,99],"differs":[19],"from":[20],"previous":[21],"approaches":[22],"many":[24],"ways.":[25],"Firstly,":[26],"it":[27,41],"avoids":[28],"use":[30,82],"of":[31,83,137],"undersampling":[32],"which":[33,49,80],"can":[34,150],"become":[35],"problematic":[36],"at":[37,118],"high":[38,120],"speeds;":[39],"instead,":[40],"relies":[42],"on":[43],"a":[44,95,127],"real-time":[45],"asynchronous":[46],"sampling":[47,58,60],"approach":[48],"eliminates":[50],"distortion":[52],"jeopardy":[53],"imposed":[54],"by":[55],"front-end":[57,113],"network,":[59],"clock":[61],"jitter,":[62],"and":[63,91,110],"delay":[64],"line":[65],"jitter":[66],"GHz":[68],"range":[69],"applications.":[70],"Secondly,":[71],"information":[73],"processed":[75],"domain":[79],"makes":[81],"recent":[85],"developments":[86],"time-domain":[88],"amplification":[89],"(Oulmane":[90],"Roberts,":[92],"2004).":[93],"Thirdly,":[94],"dynamic":[96],"current":[97],"generation":[98],"used":[101,153],"to":[102,116,154],"achieve":[103],"great":[104],"reduction":[105],"static":[107],"power":[108],"dissipation":[109],"allows":[111],"level-crossing":[114],"detector":[115],"work":[117],"such":[119],"speeds.":[121],"was":[124],"implemented":[125],"standard":[128],"0.18-mum":[129],"CMOS":[130],"process.":[131],"Simulation":[132],"results":[133,143],"show":[134],"feasibility":[136],"approach.":[140],"Preliminary":[141],"experimental":[142],"are":[144],"also":[145],"be":[151],"equally":[152],"perform":[155],"on-chip":[156],"analog":[157],"slew":[158],"rate":[159]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}