{"id":"https://openalex.org/W1839835524","doi":"https://doi.org/10.1109/iscas.2006.1693366","title":"Adaptive Bandwidth PLL with Compact Current Mode Filter","display_name":"Adaptive Bandwidth PLL with Compact Current Mode Filter","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1839835524","doi":"https://doi.org/10.1109/iscas.2006.1693366","mag":"1839835524"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111493909","display_name":"Jiefeng Yan","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiefeng Yan","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102276357","display_name":"Lei Xie","orcid":"https://orcid.org/0009-0000-5571-6282"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Xie","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115590332","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101513446","display_name":"Ting Tang","orcid":"https://orcid.org/0000-0003-0532-4349"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ting Tang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7669,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.7221967,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3442","last_page":"3445"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.778152346611023},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6523571014404297},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6246755123138428},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.548655092716217},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.534451425075531},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.515889048576355},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.479440838098526},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4061765670776367},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40527036786079407},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3819836378097534},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3732348680496216},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34170371294021606},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.27625614404678345},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22728487849235535},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.13856157660484314},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13130882382392883}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.778152346611023},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6523571014404297},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6246755123138428},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.548655092716217},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.534451425075531},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.515889048576355},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.479440838098526},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4061765670776367},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40527036786079407},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3819836378097534},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3732348680496216},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34170371294021606},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.27625614404678345},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22728487849235535},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.13856157660484314},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13130882382392883},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1492437298","https://openalex.org/W2054263477","https://openalex.org/W2080789935","https://openalex.org/W2103140281","https://openalex.org/W2114953806","https://openalex.org/W2115434507","https://openalex.org/W2132914205","https://openalex.org/W2153267648","https://openalex.org/W2280387905","https://openalex.org/W2307766266","https://openalex.org/W6629523632"],"related_works":["https://openalex.org/W4360861688","https://openalex.org/W3134930219","https://openalex.org/W2120716300","https://openalex.org/W3212531278","https://openalex.org/W2099626417","https://openalex.org/W2080773395","https://openalex.org/W2019514496","https://openalex.org/W3129126528","https://openalex.org/W2354552488","https://openalex.org/W2522130757"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,34,41,66,104],"compact":[4],"self-biased":[5,39],"current-mode":[6],"filter":[7],"(CMF)":[8],"PLL":[9,59,73],"architecture,":[10],"which":[11],"uses":[12],"relative":[13],"ratio":[14],"of":[15,80,90,106],"charge-pump":[16],"currents":[17],"(I":[18],"<sub":[19,24,28],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[20,25,29],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">cp2</sub>":[21,26],"/":[22],"|I":[23],"-I":[27],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">cp1</sub>":[30],"|)":[31],"to":[32,49,88],"obtain":[33],"capacitor":[35],"multiplier.":[36],"Compatible":[37],"with":[38],"CMF,":[40],"modified":[42],"charge":[43],"pump":[44],"switches":[45],"structure":[46],"is":[47],"proposed":[48],"reduce":[50],"phase":[51],"offset":[52],"and":[53,63,84,93],"current":[54],"activating":[55],"time.":[56],"The":[57,71],"whole":[58],"has":[60],"been":[61],"designed":[62],"implemented":[64],"in":[65],"0.25":[67],"mum":[68],"CMOS":[69],"process.":[70],"simulated":[72],"provides":[74],"the":[75,86,94,100],"loop":[76],"parameters":[77],"almost":[78],"independent":[79],"divider":[81],"multiplication":[82],"factor,":[83],"decreases":[85],"capacitance":[87],"1/10":[89],"conventional":[91],"one,":[92],"results":[95],"also":[96],"shows":[97],"it":[98],"reduces":[99],"acquisition":[101],"time":[102],"by":[103],"factor":[105],"about":[107],"3":[108]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}