{"id":"https://openalex.org/W2146465610","doi":"https://doi.org/10.1109/iscas.2006.1693307","title":"A 100MHz-1GHz adaptive bandwidth phase-locked loop in 90nm process","display_name":"A 100MHz-1GHz adaptive bandwidth phase-locked loop in 90nm process","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2146465610","doi":"https://doi.org/10.1109/iscas.2006.1693307","mag":"2146465610"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070310968","display_name":"Kuo-Hsing Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Kuo-Hsing Cheng","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taiwan","Dept. of Electrical Engineering/National Central University, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electrical Engineering/National Central University, Taiwan, R.O.C","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067637474","display_name":"Kai-Fei Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kai-Fei Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taiwan","Dept. of Electrical Engineering/National Central University, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electrical Engineering/National Central University, Taiwan, R.O.C","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097563256","display_name":"Yu-LungLo","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-LungLo","raw_affiliation_strings":["Dept. of Electr. Eng., Nat. Central Univ., Nanjing, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Central Univ., Nanjing, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010158784","display_name":"Ching-Wen Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Wen Lai","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taiwan","Dept. of Electrical Engineering/National Central University, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electrical Engineering/National Central University, Taiwan, R.O.C","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108526578","display_name":"Y. F. Tseng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112000","display_name":"Faraday Technology (Taiwan)","ror":"https://ror.org/021wyrx76","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210112000"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yuh-Kuang Tseng","raw_affiliation_strings":["Faraday Technology Corporation, Taiwan"],"affiliations":[{"raw_affiliation_string":"Faraday Technology Corporation, Taiwan","institution_ids":["https://openalex.org/I4210112000"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5070310968"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.17660454,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7477450966835022},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7052986025810242},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.6453285813331604},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5182185769081116},{"id":"https://openalex.org/keywords/phase-margin","display_name":"Phase margin","score":0.5074061751365662},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4941087067127228},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.49315088987350464},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.48203837871551514},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.47783565521240234},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47359588742256165},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.46878042817115784},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.4573087692260742},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42381036281585693},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.42228662967681885},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3132498860359192},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19845709204673767},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.16791212558746338},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0931418240070343},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.0877256989479065}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7477450966835022},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7052986025810242},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.6453285813331604},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5182185769081116},{"id":"https://openalex.org/C81455027","wikidata":"https://www.wikidata.org/wiki/Q7180955","display_name":"Phase margin","level":5,"score":0.5074061751365662},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4941087067127228},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.49315088987350464},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.48203837871551514},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.47783565521240234},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47359588742256165},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.46878042817115784},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.4573087692260742},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42381036281585693},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.42228662967681885},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3132498860359192},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19845709204673767},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.16791212558746338},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0931418240070343},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0877256989479065},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W2026861460","https://openalex.org/W2114953806","https://openalex.org/W2135902183","https://openalex.org/W2141268042","https://openalex.org/W2156757728","https://openalex.org/W4250400665"],"related_works":["https://openalex.org/W4385624389","https://openalex.org/W2979324006","https://openalex.org/W2369807905","https://openalex.org/W4381745543","https://openalex.org/W2087564251","https://openalex.org/W2752021769","https://openalex.org/W3177439118","https://openalex.org/W2115565809","https://openalex.org/W2119216036","https://openalex.org/W2378414896"],"abstract_inverted_index":{"An":[0],"adaptive":[1],"bandwidth":[2,35],"phase-locked":[3],"loop":[4,14,34],"(PLL)":[5],"uses":[6],"a":[7,17,111,117],"switched-capacitor":[8],"equivalent":[9],"resistor":[10],"circuit":[11],"in":[12,67],"the":[13,26,32,68,72,97,106,129,134],"filter":[15],"and":[16,41,53,96],"multistage":[18],"inverse-linear":[19],"programmable":[20],"current":[21,66],"mirror":[22],"to":[23,63],"bias":[24],"of":[25,44,115,120,126],"charge":[27,56],"pump":[28,57],"for":[29,79],"not":[30],"only":[31],"proper":[33,80],"but":[36],"also":[37],"constant":[38],"phase":[39],"margin":[40],"are":[42,87],"independent":[43],"multiplication":[45,77,118],"factor,":[46],"reference":[47,112],"frequency,":[48,50],"output":[49,123,130],"process,":[51,70],"voltage":[52,99],"temperature.":[54],"The":[55,83,102],"with":[58,122],"op":[59],"amp":[60],"is":[61,100,132,137],"used":[62],"reduce":[64],"leakage":[65],"nano-scale":[69],"when":[71],"PLL":[73,108],"can":[74,109],"require":[75],"large":[76],"range":[78,114,119,125],"jitter":[81],"performance.":[82],"HSPICE":[84],"simulation":[85,103],"results":[86,104],"based":[88],"on":[89],"UMC":[90],"0.09-/spl":[91],"mu/m":[92],"Ip9m":[93],"CMOS":[94],"process":[95],"supply":[98],"1V.":[101],"show":[105],"proposed":[107],"achieve":[110],"frequency":[113,124,131],"0.977-50MHz,":[116],"1-1023":[121],"100MHz-1GHz.":[127],"When":[128],"1GHz,":[133],"power":[135],"dissipation":[136],"3.252mW.":[138]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}