{"id":"https://openalex.org/W1774958079","doi":"https://doi.org/10.1109/iscas.2006.1693296","title":"PCI-AER interface for neuro-inspired spiking systems","display_name":"PCI-AER interface for neuro-inspired spiking systems","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1774958079","doi":"https://doi.org/10.1109/iscas.2006.1693296","mag":"1774958079"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693296","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693296","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://idus.us.es/handle//11441/74552","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081607982","display_name":"R. Paz-Vicente","orcid":"https://orcid.org/0000-0002-8915-4182"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Paz-Vicente","raw_affiliation_strings":["Dipartimento de Arquitectura y Tecnologia de Computadores, Universidad de Sevilla, Spain","Dpto. de Arquitectura y Tecnologia de Computadores, Univ. de Sevilla"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento de Arquitectura y Tecnologia de Computadores, Universidad de Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dpto. de Arquitectura y Tecnologia de Computadores, Univ. de Sevilla","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050129780","display_name":"Alejandro Linares-Barranco","orcid":"https://orcid.org/0000-0002-6056-740X"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Linares-Barranco","raw_affiliation_strings":["Dipartimento de Arquitectura y Tecnologia de Computadores, Universidad de Sevilla, Spain","Dpto. de Arquitectura y Tecnologia de Computadores, Univ. de Sevilla"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento de Arquitectura y Tecnologia de Computadores, Universidad de Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dpto. de Arquitectura y Tecnologia de Computadores, Univ. de Sevilla","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033985980","display_name":"D. Cascado","orcid":null},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"D. Cascado","raw_affiliation_strings":["Dipartimento de Arquitectura y Tecnologia de Computadores, Universidad de Sevilla, Spain","Dpto. de Arquitectura y Tecnologia de Computadores, Univ. de Sevilla"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento de Arquitectura y Tecnologia de Computadores, Universidad de Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dpto. de Arquitectura y Tecnologia de Computadores, Univ. de Sevilla","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110815400","display_name":"M. A. Rodriguez","orcid":null},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M.A. Rodriguez","raw_affiliation_strings":["Dipartimento de Arquitectura y Tecnologia de Computadores, Universidad de Sevilla, Spain","Dpto. de Arquitectura y Tecnologia de Computadores, Univ. de Sevilla"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento de Arquitectura y Tecnologia de Computadores, Universidad de Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dpto. de Arquitectura y Tecnologia de Computadores, Univ. de Sevilla","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012722971","display_name":"G. Jim\u00e9nez","orcid":"https://orcid.org/0000-0003-4512-6750"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. Jimenez","raw_affiliation_strings":["Dipartimento de Arquitectura y Tecnologia de Computadores, Universidad de Sevilla, Spain","Dpto. de Arquitectura y Tecnologia de Computadores, Univ. de Sevilla"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento de Arquitectura y Tecnologia de Computadores, Universidad de Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dpto. de Arquitectura y Tecnologia de Computadores, Univ. de Sevilla","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":null,"display_name":"A. Civit","orcid":null},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Civit","raw_affiliation_strings":["Dipartimento de Arquitectura y Tecnologia de Computadores, Universidad de Sevilla, Spain","Dpto. de Arquitectura y Tecnologia de Computadores, Univ. de Sevilla"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento de Arquitectura y Tecnologia de Computadores, Universidad de Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dpto. de Arquitectura y Tecnologia de Computadores, Univ. de Sevilla","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075163995","display_name":"Jos\u00e9 Luis Sevillano","orcid":"https://orcid.org/0000-0002-1392-1832"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.L. Sevillano","raw_affiliation_strings":["Dipartimento de Arquitectura y Tecnologia de Computadores, Universidad de Sevilla, Spain","Dpto. de Arquitectura y Tecnologia de Computadores, Univ. de Sevilla"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento de Arquitectura y Tecnologia de Computadores, Universidad de Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dpto. de Arquitectura y Tecnologia de Computadores, Univ. de Sevilla","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7676049470901489},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7180307507514954},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6538960933685303},{"id":"https://openalex.org/keywords/pci-configuration-space","display_name":"PCI configuration space","score":0.5799924731254578},{"id":"https://openalex.org/keywords/conventional-pci","display_name":"Conventional PCI","score":0.5574700832366943},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.5459829568862915},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5440657734870911},{"id":"https://openalex.org/keywords/brain\u2013computer-interface","display_name":"Brain\u2013computer interface","score":0.4975023567676544},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.4784936308860779},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.46738114953041077},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.44402557611465454},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3667709231376648},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33065712451934814},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.23897728323936462},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.20711541175842285},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15516546368598938},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1332131028175354},{"id":"https://openalex.org/keywords/electroencephalography","display_name":"Electroencephalography","score":0.092160165309906},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07621777057647705}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7676049470901489},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7180307507514954},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6538960933685303},{"id":"https://openalex.org/C122635869","wikidata":"https://www.wikidata.org/wiki/Q4046157","display_name":"PCI configuration space","level":4,"score":0.5799924731254578},{"id":"https://openalex.org/C45393284","wikidata":"https://www.wikidata.org/wiki/Q191012","display_name":"Conventional PCI","level":3,"score":0.5574700832366943},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.5459829568862915},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5440657734870911},{"id":"https://openalex.org/C173201364","wikidata":"https://www.wikidata.org/wiki/Q897410","display_name":"Brain\u2013computer interface","level":3,"score":0.4975023567676544},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.4784936308860779},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.46738114953041077},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.44402557611465454},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3667709231376648},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33065712451934814},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.23897728323936462},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.20711541175842285},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15516546368598938},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1332131028175354},{"id":"https://openalex.org/C522805319","wikidata":"https://www.wikidata.org/wiki/Q179965","display_name":"Electroencephalography","level":2,"score":0.092160165309906},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07621777057647705},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C118552586","wikidata":"https://www.wikidata.org/wiki/Q7867","display_name":"Psychiatry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C500558357","wikidata":"https://www.wikidata.org/wiki/Q12152","display_name":"Myocardial infarction","level":2,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2006.1693296","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693296","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:idus.us.es:11441/74552","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/74552","pdf_url":null,"source":{"id":"https://openalex.org/S4306401665","display_name":"Deposito de Investigacion Universidad de Sevilla (University of Seville)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:idus.us.es:11441/74552","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/74552","pdf_url":null,"source":{"id":"https://openalex.org/S4306401665","display_name":"Deposito de Investigacion Universidad de Sevilla (University of Seville)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1518393099","https://openalex.org/W1547056875","https://openalex.org/W1807988891","https://openalex.org/W1818823255","https://openalex.org/W2100012460","https://openalex.org/W2101936096","https://openalex.org/W2149312769","https://openalex.org/W2157628160","https://openalex.org/W6630999270","https://openalex.org/W6632599965","https://openalex.org/W6638435094"],"related_works":["https://openalex.org/W2390820930","https://openalex.org/W2025129299","https://openalex.org/W2372537217","https://openalex.org/W2376105655","https://openalex.org/W2379732580","https://openalex.org/W2072972217","https://openalex.org/W2384704932","https://openalex.org/W2365804972","https://openalex.org/W2388685207","https://openalex.org/W2380731706"],"abstract_inverted_index":{"Address":[0],"event":[1],"representation":[2],"(AER)":[3],"is":[4,46,91],"a":[5,51,65,76,83,115,130,137],"neuromorphic":[6],"interchip":[7,60],"communication":[8,28],"protocol":[9],"that":[10,54,81,121],"allows":[11],"for":[12],"real-time":[13],"connectivity":[14],"between":[15],"huge":[16],"number":[17],"neurons":[18],"located":[19],"on":[20],"different":[21],"chips.":[22],"By":[23],"exploiting":[24],"high":[25],"speed":[26],"digital":[27],"circuits":[29],"(nano-seconds),":[30],"synaptic":[31],"neural":[32],"connections":[33],"can":[34],"be":[35],"time":[36,108],"multiplexed":[37],"(mili-seconds).":[38],"When":[39],"building":[40],"multi-chip":[41],"muti-layered":[42],"AER":[43,59,71,79,100],"systems":[44],"it":[45],"absolutely":[47],"necessary":[48],"to":[49,57,69,78,93,124],"have":[50],"computer":[52],"interface":[53],"allows:":[55],"(a)":[56],"read":[58],"traffic;":[61],"and":[62,112,126,136],"(b)":[63],"inject":[64],"sequence":[66,84],"of":[67,85,133,140],"events":[68,86,128],"the":[70,95],"structure.":[72],"This":[73],"paper":[74],"presents":[75],"PCI":[77],"interface,":[80],"dispatches":[82],"with":[87],"timing":[88],"information.":[89],"It":[90,102],"able":[92],"recovery":[94],"possible":[96],"delays":[97],"introduced":[98],"by":[99,119],"bus.":[101],"has":[103],"been":[104],"implemented":[105],"in":[106,114],"real":[107],"hardware":[109],"using":[110],"VHDL":[111],"tested":[113],"PCI-AER":[116],"board,":[117],"developed":[118],"authors,":[120],"currently":[122],"capable":[123],"send":[125],"receive":[127],"at":[129],"peak":[131],"rate":[132,139],"16":[134],"Mev/sec,":[135],"typical":[138],"10":[141],"Mev/sec":[142]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}