{"id":"https://openalex.org/W1954609886","doi":"https://doi.org/10.1109/iscas.2006.1693293","title":"Poisson AER generator: Inter-Spike-Intervals Analysis","display_name":"Poisson AER generator: Inter-Spike-Intervals Analysis","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1954609886","doi":"https://doi.org/10.1109/iscas.2006.1693293","mag":"1954609886"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050129780","display_name":"Alejandro Linares-Barranco","orcid":"https://orcid.org/0000-0002-6056-740X"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Linares-Barranco","raw_affiliation_strings":["Arquitectura y Tecnolog\u00eda de Computadores, Universidadde Sevilla, Sevilla, SPAIN","Arquitectura y Tecnologia de Computadores, Univ. de Sevilla"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arquitectura y Tecnolog\u00eda de Computadores, Universidadde Sevilla, Sevilla, SPAIN","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Arquitectura y Tecnologia de Computadores, Univ. de Sevilla","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033985980","display_name":"D. Cascado","orcid":null},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"D. Cascado","raw_affiliation_strings":["Arquitectura y Tecnolog\u00eda de Computadores, Universidadde Sevilla, Sevilla, SPAIN","Arquitectura y Tecnologia de Computadores, Univ. de Sevilla"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arquitectura y Tecnolog\u00eda de Computadores, Universidadde Sevilla, Sevilla, SPAIN","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Arquitectura y Tecnologia de Computadores, Univ. de Sevilla","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012722971","display_name":"G. Jim\u00e9nez","orcid":"https://orcid.org/0000-0003-4512-6750"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. Jimenez","raw_affiliation_strings":["Arquitectura y Tecnolog\u00eda de Computadores, Universidadde Sevilla, Sevilla, SPAIN","Arquitectura y Tecnologia de Computadores, Univ. de Sevilla"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arquitectura y Tecnolog\u00eda de Computadores, Universidadde Sevilla, Sevilla, SPAIN","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Arquitectura y Tecnologia de Computadores, Univ. de Sevilla","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":null,"display_name":"A. Civit","orcid":null},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Civit","raw_affiliation_strings":["Arquitectura y Tecnolog\u00eda de Computadores, Universidadde Sevilla, Sevilla, SPAIN","Arquitectura y Tecnologia de Computadores, Univ. de Sevilla"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arquitectura y Tecnolog\u00eda de Computadores, Universidadde Sevilla, Sevilla, SPAIN","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Arquitectura y Tecnologia de Computadores, Univ. de Sevilla","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112224521","display_name":"Matthias Oster","orcid":null},"institutions":[{"id":"https://openalex.org/I12708293","display_name":"SIB Swiss Institute of Bioinformatics","ror":"https://ror.org/002n09z45","country_code":"CH","type":"nonprofit","lineage":["https://openalex.org/I12708293"]},{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"M. Oster","raw_affiliation_strings":["Institute of Neuroinformatics, UNI - ETH Z\u00fcrich, Zurich, Switzerland","Institute of Neuroinformatics (UNI/ETH Z\u00fcrich), Z\u00fcrich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Neuroinformatics, UNI - ETH Z\u00fcrich, Zurich, Switzerland","institution_ids":["https://openalex.org/I12708293","https://openalex.org/I35440088"]},{"raw_affiliation_string":"Institute of Neuroinformatics (UNI/ETH Z\u00fcrich), Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I12708293","https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025922642","display_name":"B. Linares-Barranco","orcid":"https://orcid.org/0000-0002-1813-4889"},"institutions":[{"id":"https://openalex.org/I134820265","display_name":"Consejo Superior de Investigaciones Cient\u00edficas","ror":"https://ror.org/02gfc7t72","country_code":"ES","type":"government","lineage":["https://openalex.org/I134820265"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"B. Linares-Barranco","raw_affiliation_strings":["CSIC, Instituto de Microelectr\u00f3nica de Sevilla, Sevilla, SPAIN","[CSIC, Instituto de Microelectr\u00f3nica de Sevilla, Sevilla, SPAIN]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSIC, Instituto de Microelectr\u00f3nica de Sevilla, Sevilla, SPAIN","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"[CSIC, Instituto de Microelectr\u00f3nica de Sevilla, Sevilla, SPAIN]","institution_ids":["https://openalex.org/I134820265"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"3512","issue":null,"first_page":"3149","last_page":"3152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7530744075775146},{"id":"https://openalex.org/keywords/usb","display_name":"USB","score":0.6138032078742981},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.550485372543335},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5250677466392517},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.514742374420166},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4997677803039551},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4759763777256012},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4514627754688263},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.4228458106517792},{"id":"https://openalex.org/keywords/poisson-distribution","display_name":"Poisson distribution","score":0.4131247401237488},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34711402654647827},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3278229832649231},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30667221546173096},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.28129029273986816},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.252982497215271},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12345600128173828}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7530744075775146},{"id":"https://openalex.org/C507366226","wikidata":"https://www.wikidata.org/wiki/Q42378","display_name":"USB","level":3,"score":0.6138032078742981},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.550485372543335},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5250677466392517},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.514742374420166},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4997677803039551},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4759763777256012},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4514627754688263},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.4228458106517792},{"id":"https://openalex.org/C100906024","wikidata":"https://www.wikidata.org/wiki/Q205692","display_name":"Poisson distribution","level":2,"score":0.4131247401237488},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34711402654647827},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3278229832649231},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30667221546173096},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.28129029273986816},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.252982497215271},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12345600128173828},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1518393099","https://openalex.org/W1807988891","https://openalex.org/W2097560155","https://openalex.org/W2139208616","https://openalex.org/W2149312769","https://openalex.org/W2157628160","https://openalex.org/W2585198072","https://openalex.org/W4241539600","https://openalex.org/W6630999270","https://openalex.org/W6983513125"],"related_works":["https://openalex.org/W2360288732","https://openalex.org/W2379137242","https://openalex.org/W3002069237","https://openalex.org/W2758694247","https://openalex.org/W2356928735","https://openalex.org/W2367116219","https://openalex.org/W2382617248","https://openalex.org/W2063875171","https://openalex.org/W2364373562","https://openalex.org/W2049402143"],"abstract_inverted_index":{"Address-event-representation":[0],"(AER)":[1],"is":[2,59],"a":[3,28,82,96,102,112,122],"communication":[4],"protocol":[5],"for":[6,15,55,69,85,145],"transferring":[7],"asynchronous":[8],"events":[9,109],"between":[10],"VLSI":[11],"chips,":[12],"originally":[13],"developed":[14,121,137],"bio-inspired":[16],"processing":[17,46,57],"systems":[18,24,54],"(for":[19,47],"example,":[20,48],"image":[21,56],"processing).":[22],"Such":[23],"may":[25],"consist":[26],"of":[27,67,98],"complicated":[29],"hierarchical":[30],"structure":[31],"with":[32,89],"many":[33],"chips":[34],"that":[35,107],"transmit":[36],"data":[37],"among":[38],"them":[39],"in":[40,92,101],"real":[41,93],"time,":[42],"while":[43],"performing":[44],"some":[45,65],"convolutions).":[49],"To":[50],"develop":[51],"AER":[52,71,87],"based":[53,125],"it":[58],"very":[60],"convenient":[61],"to":[62],"have":[63,120,142],"available":[64],"kind":[66],"tool":[68],"generating":[70,86],"streams":[72,88],"from":[73,95],"on-computer":[74],"stored":[75,100],"images.":[76],"In":[77],"this":[78],"paper":[79],"we":[80],"present":[81],"hardware":[83],"method":[84],"Poisson":[90,113],"statistics":[91],"time":[94],"sequence":[97],"images":[99],"computer's":[103],"memory.":[104],"We":[105,119],"quantify":[106],"the":[108,116,127,133,146],"generated":[110],"follow":[111],"distribution":[114],"using":[115],"Kolmogorov-Smirnov":[117],"test.":[118],"USB-AER":[123],"board,":[124],"on":[126],"Xilinx":[128],"Spartan":[129],"II":[130],"FPGA":[131],"and":[132],"Cygnal":[134],"8051":[135],"microcontroller,":[136],"by":[138],"our":[139],"RTCAR":[140],"group":[141],"been":[143],"used":[144],"analysis":[147]},"counts_by_year":[{"year":2022,"cited_by_count":2}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}