{"id":"https://openalex.org/W2118000296","doi":"https://doi.org/10.1109/iscas.2006.1693276","title":"An adaptive frequency synthesizer architecture reducing reference sidebands","display_name":"An adaptive frequency synthesizer architecture reducing reference sidebands","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2118000296","doi":"https://doi.org/10.1109/iscas.2006.1693276","mag":"2118000296"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101619548","display_name":"Haiyong Wang","orcid":"https://orcid.org/0000-0002-0787-3678"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Haiyong Wang","raw_affiliation_strings":["Beijing LHWT Microelectronics, Inc., Beijing, China","Beijing LHWT Microelectron. Inc"],"affiliations":[{"raw_affiliation_string":"Beijing LHWT Microelectronics, Inc., Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Beijing LHWT Microelectron. Inc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019545421","display_name":"Guoliang Shou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210149211","display_name":"Institute of Semiconductors","ror":"https://ror.org/048dd0611","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210149211"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guoliang Shou","raw_affiliation_strings":["Institute of Semiconductors, Chinese Academy and Sciences, Beijing, China","Beijing LHWT Microelectron. Inc"],"affiliations":[{"raw_affiliation_string":"Institute of Semiconductors, Chinese Academy and Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210149211"]},{"raw_affiliation_string":"Beijing LHWT Microelectron. Inc","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110665174","display_name":"Nanjian Wu","orcid":"https://orcid.org/0000-0001-8022-0262"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Nanjian Wu","raw_affiliation_strings":["Beijing LHWT Microelectronics, Inc., Beijing, China","[Beijing LHWT Microelectronics, Inc., Beijing, China]"],"affiliations":[{"raw_affiliation_string":"Beijing LHWT Microelectronics, Inc., Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"[Beijing LHWT Microelectronics, Inc., Beijing, China]","institution_ids":["https://openalex.org/I4210089056"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101619548"],"corresponding_institution_ids":["https://openalex.org/I4210089056"],"apc_list":null,"apc_paid":null,"fwci":0.3829,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.67437642,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.9350627660751343},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8646204471588135},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.804731011390686},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.6500378251075745},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4868732988834381},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4714542329311371},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.4463269114494324},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44405028223991394},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.29249387979507446},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2508369982242584},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21983042359352112},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.11312782764434814},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08787411451339722},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06286680698394775},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.06283831596374512}],"concepts":[{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.9350627660751343},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8646204471588135},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.804731011390686},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.6500378251075745},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4868732988834381},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4714542329311371},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.4463269114494324},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44405028223991394},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.29249387979507446},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2508369982242584},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21983042359352112},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.11312782764434814},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08787411451339722},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06286680698394775},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.06283831596374512},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2006.1693276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:ir.semi.ac.cn:172111/9859","is_oa":false,"landing_page_url":"http://ir.semi.ac.cn/handle/172111/9860","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Wang, HY (Wang, Haiyong); Shou, GL (Shou, Guoliang); Wu, NJ (Wu, Nanjian) .An adaptive frequency synthesizer architecture reducing reference sidebands .\u89c1\uff1aIEEE .2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS\u4e1b\u4e66\u6807\u9898: IEEE INTERNATIONAL SYMP ON CIRCUITS AND SYSTEMS ,345 E 47TH ST, NEW YORK, NY 10017 USA ,2006,VOLS 1-11 PROCEEDINGS: 3081-3084","raw_type":"\u4f1a\u8bae\u8bba\u6587"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2126095665","https://openalex.org/W2128544353","https://openalex.org/W2145488467","https://openalex.org/W2151823615","https://openalex.org/W2155424442"],"related_works":["https://openalex.org/W3145870900","https://openalex.org/W2350523680","https://openalex.org/W2353586717","https://openalex.org/W2371350995","https://openalex.org/W2379961307","https://openalex.org/W2376421545","https://openalex.org/W2374761771","https://openalex.org/W2354027044","https://openalex.org/W2359366503","https://openalex.org/W2351326249"],"abstract_inverted_index":{"An":[0],"adaptive":[1],"phase-locked":[2],"loop":[3,31,48,59],"(PLL)":[4],"frequency":[5,17,36,70,89,99],"synthesizer":[6,18,37,71,90],"architecture":[7,22],"for":[8,32,49],"reducing":[9,50],"reference":[10,51,84],"sidebands":[11,52,85],"at":[12],"the":[13,16,29,34,41,43,57,83,87,97],"output":[14],"of":[15,82,86,96],"is":[19,28,46,60,72,91],"described.":[20],"The":[21,80],"combines":[23],"two":[24],"tuning":[25],"loops:":[26],"one":[27,45],"main":[30,58],"locking":[33],"PLL":[35],"and":[38,53],"operating":[39,54],"all":[40],"time,":[42],"other":[44],"auxiliary":[47],"only":[55],"when":[56],"closely":[61],"locked.":[62],"A":[63],"1.8V":[64],"1GHz":[65],"fully":[66],"integrated":[67],"CMOS":[68,78],"dual-loop":[69],"designed":[73],"in":[74],"a":[75],"0.18/spl":[76],"mu/m":[77],"process.":[79],"suppression":[81],"proposed":[88],"13.8dB":[92],"more":[93],"than":[94],"that":[95],"general":[98],"synthesizer.":[100]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}