{"id":"https://openalex.org/W2112237402","doi":"https://doi.org/10.1109/iscas.2006.1693274","title":"A 1.8-Gb/s Burst-Mode Clock and Data Recovery Circuit with a 1/4-Rate Clock Technique","display_name":"A 1.8-Gb/s Burst-Mode Clock and Data Recovery Circuit with a 1/4-Rate Clock Technique","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2112237402","doi":"https://doi.org/10.1109/iscas.2006.1693274","mag":"2112237402"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693274","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023812603","display_name":"Jun-Hong Weng","orcid":null},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jun-Hong Weng","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","Dept. of Electr. Eng., National Chung Hsing Univ., Taichung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Chung Hsing Univ., Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112408108","display_name":"Meng\u2010Ting Tsai","orcid":"https://orcid.org/0000-0003-3504-5439"},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Meng-Ting Tsai","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","Dept. of Electr. Eng., National Chung Hsing Univ., Taichung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Chung Hsing Univ., Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001323503","display_name":"Jung-Mao Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jung-Mao Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","Dept. of Electr. Eng., National Chung Hsing Univ., Taichung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Chung Hsing Univ., Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066897196","display_name":"Ching\u2010Yuan Yang","orcid":"https://orcid.org/0000-0002-5335-3665"},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Yuan Yang","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","Dept. of Electr. Eng., National Chung Hsing Univ., Taichung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Chung Hsing Univ., Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162838928"],"apc_list":null,"apc_paid":null,"fwci":1.0453,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.73534507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"e86 b","issue":null,"first_page":"3073","last_page":"3076"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/burst-mode","display_name":"Burst mode (computing)","score":0.6589815616607666},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5661996006965637},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5436801314353943},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5380373597145081},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.514141857624054},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.48910099267959595},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4843117296695709},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.46798181533813477},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.45749741792678833},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4464624226093292},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3998523950576782},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34515658020973206},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32504189014434814},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32218560576438904},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2000146508216858},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1748066544532776},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16040119528770447},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1328904926776886}],"concepts":[{"id":"https://openalex.org/C2779760598","wikidata":"https://www.wikidata.org/wiki/Q1017053","display_name":"Burst mode (computing)","level":2,"score":0.6589815616607666},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5661996006965637},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5436801314353943},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5380373597145081},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.514141857624054},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.48910099267959595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4843117296695709},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.46798181533813477},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.45749741792678833},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4464624226093292},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3998523950576782},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34515658020973206},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32504189014434814},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32218560576438904},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2000146508216858},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1748066544532776},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16040119528770447},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1328904926776886}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693274","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7300000190734863,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1514124177","https://openalex.org/W1601618247","https://openalex.org/W2034525900","https://openalex.org/W2100829884","https://openalex.org/W2149580782","https://openalex.org/W6630907642","https://openalex.org/W6635844798"],"related_works":["https://openalex.org/W2169622190","https://openalex.org/W4386968318","https://openalex.org/W2052455055","https://openalex.org/W2474747038","https://openalex.org/W1995174288","https://openalex.org/W41519493","https://openalex.org/W1981851665","https://openalex.org/W2003234253","https://openalex.org/W127191621","https://openalex.org/W1691859631"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,12,26,30],"burst-mode":[4],"clock":[5,14],"and":[6,29,48],"data":[7,46,52,60,63],"recovery":[8],"(CDR)":[9],"circuit":[10,24,69,85],"using":[11],"1/4-rate":[13],"technique":[15],"is":[16,41,65,70],"realized":[17],"for":[18,58],"optical":[19],"communication":[20],"system.":[21],"The":[22,67,77],"CDR":[23,68,84],"contains":[25],"phase":[27,35,57],"detector":[28],"muxed-oscillator":[31],"to":[32],"control":[33],"the":[34,37,44,50,53,62,82,87],"of":[36],"clocks.":[38],"In-lock":[39],"operation":[40],"accomplished":[42],"on":[43],"first":[45,51],"transition,":[47],"after":[49],"clocks":[54],"are":[55],"in":[56],"all":[59],"until":[61],"transition":[64],"over.":[66],"implemented":[71],"with":[72],"0.18-/spl":[73],"mu/m":[74],"CMOS":[75],"technology.":[76],"experimental":[78],"results":[79],"show":[80],"that":[81],"proposed":[83],"recover":[86],"incoming":[88],"1.8-Gb/s":[89],"data.":[90]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}