{"id":"https://openalex.org/W1755113506","doi":"https://doi.org/10.1109/iscas.2006.1693242","title":"Analog circuit sizing with dynamic search window","display_name":"Analog circuit sizing with dynamic search window","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1755113506","doi":"https://doi.org/10.1109/iscas.2006.1693242","mag":"1755113506"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693242","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042899304","display_name":"Fujita Tomohiro","orcid":null},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"F. Tomohiro","raw_affiliation_strings":["Department of VLSI System Design, Ritsumeikan University, Kusatsu, Shiga, Japan","Dept. of VLSI Syst. Design, Ritsumeikan Univ., Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of VLSI System Design, Ritsumeikan University, Kusatsu, Shiga, Japan","institution_ids":["https://openalex.org/I135768898"]},{"raw_affiliation_string":"Dept. of VLSI Syst. Design, Ritsumeikan Univ., Shiga, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"last","author":{"id":null,"display_name":"I. Osamu","orcid":null},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"I. Osamu","raw_affiliation_strings":["Department of VLSI System Design, Ritsumeikan University, Kusatsu, Shiga, Japan","Dept. of VLSI Syst. Design, Ritsumeikan Univ., Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of VLSI System Design, Ritsumeikan University, Kusatsu, Shiga, Japan","institution_ids":["https://openalex.org/I135768898"]},{"raw_affiliation_string":"Dept. of VLSI Syst. Design, Ritsumeikan Univ., Shiga, Japan","institution_ids":["https://openalex.org/I135768898"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3834,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62806839,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.944181501865387},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6650170087814331},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6113244295120239},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5146287679672241},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.5135207772254944},{"id":"https://openalex.org/keywords/window","display_name":"Window (computing)","score":0.4978969097137451},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.48651331663131714},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48597562313079834},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4229905903339386},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3258856236934662},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2528676986694336},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2414490282535553},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.2370125651359558},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.17134535312652588},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16581234335899353},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1479952335357666},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12436679005622864},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.09349709749221802}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.944181501865387},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6650170087814331},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6113244295120239},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5146287679672241},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.5135207772254944},{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.4978969097137451},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.48651331663131714},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48597562313079834},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4229905903339386},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3258856236934662},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2528676986694336},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2414490282535553},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2370125651359558},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.17134535312652588},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16581234335899353},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1479952335357666},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12436679005622864},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.09349709749221802},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693242","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1510052597","https://openalex.org/W2018044188","https://openalex.org/W2141776905"],"related_works":["https://openalex.org/W4310191457","https://openalex.org/W1989465364","https://openalex.org/W2499505660","https://openalex.org/W2167327848","https://openalex.org/W4206189606","https://openalex.org/W4244211680","https://openalex.org/W2561828749","https://openalex.org/W2120134802","https://openalex.org/W4249015575","https://openalex.org/W2182902953"],"abstract_inverted_index":{"In":[0,33],"this":[1],"paper":[2],"an":[3,16],"optimization":[4],"method":[5,14,59],"for":[6],"analog":[7,26,53,71],"circuit":[8,27,54],"sizing":[9,28,72],"is":[10,15,23,42],"proposed.":[11],"The":[12,65],"proposed":[13],"estimation":[17],"based":[18],"method,":[19],"and":[20,81],"our":[21,94],"goal":[22],"to":[24,35,44,49],"achieve":[25],"with":[29,60,77],"practical":[30,50],"computational":[31],"cost.":[32],"order":[34],"apply":[36],"the":[37,46,58,70,91],"stochastic":[38],"process":[39],"model,":[40],"which":[41],"used":[43],"estimate":[45],"objective":[47],"function,":[48],"problems":[51],"of":[52,73,93],"sizing,":[55],"we":[56],"propose":[57],"a":[61],"dynamic":[62],"search":[63],"window.":[64],"experimental":[66],"result":[67,89],"shows":[68],"that":[69],"OPAMP":[74],"was":[75,85],"performed":[76],"253":[78],"SPICE":[79],"simulations":[80],"its":[82],"CPU":[83],"time":[84],"9,430":[86],"seconds.":[87],"This":[88],"illustrates":[90],"efficiency":[92],"method.":[95]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}