{"id":"https://openalex.org/W1878294887","doi":"https://doi.org/10.1109/iscas.2006.1693241","title":"42% power savings through glitch-reducing clocking strategy in a hearing aid application","display_name":"42% power savings through glitch-reducing clocking strategy in a hearing aid application","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1878294887","doi":"https://doi.org/10.1109/iscas.2006.1693241","mag":"1878294887"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029668354","display_name":"F. Carbognani","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"F. Carbognani","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland","Eth Z\u00fcrich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Eth Z\u00fcrich, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090517219","display_name":"Felix Buergin","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"F. Buergin","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland","Eth Z\u00fcrich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Eth Z\u00fcrich, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113342803","display_name":"N. Felber","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"N. Felber","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland","Eth Z\u00fcrich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Eth Z\u00fcrich, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057947990","display_name":"Hubert Kaeslin","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"H. Kaeslin","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland","Eth Z\u00fcrich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Eth Z\u00fcrich, Switzerland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004540330","display_name":"Wolf F\u00efchtner","orcid":"https://orcid.org/0000-0001-6013-4674"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"W. Fichtner","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland","Eth Z\u00fcrich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Eth Z\u00fcrich, Switzerland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5029668354"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":0.837,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73402493,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.826512336730957},{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.7095463275909424},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6233795285224915},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6146011352539062},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6012314558029175},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.45349088311195374},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.449733167886734},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.4277753233909607},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.41264158487319946},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.40454810857772827},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.38148170709609985},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3248441815376282},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3078463077545166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28834712505340576},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.23725825548171997},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.21462181210517883},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16312584280967712}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.826512336730957},{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.7095463275909424},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6233795285224915},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6146011352539062},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6012314558029175},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.45349088311195374},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.449733167886734},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.4277753233909607},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.41264158487319946},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.40454810857772827},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.38148170709609985},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3248441815376282},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3078463077545166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28834712505340576},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.23725825548171997},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.21462181210517883},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16312584280967712},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Good health and well-being","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/3"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1480989605","https://openalex.org/W1494309461","https://openalex.org/W1981768566","https://openalex.org/W2076755116","https://openalex.org/W2103757540","https://openalex.org/W2139250338","https://openalex.org/W6628682528"],"related_works":["https://openalex.org/W4232628459","https://openalex.org/W2943764824","https://openalex.org/W1572462408","https://openalex.org/W2052455055","https://openalex.org/W2001020839","https://openalex.org/W2090237663","https://openalex.org/W2052800037","https://openalex.org/W2097015933","https://openalex.org/W3202265160","https://openalex.org/W2160493156"],"abstract_inverted_index":{"Glitches":[0],"are":[1],"responsible":[2],"for":[3,37],"a":[4,28,32,55,65,100,105],"significant":[5],"proportion":[6],"of":[7,78,113],"overall":[8,75],"power":[9,76],"dissipation":[10,77],"in":[11,31,45,54],"digital":[12],"signal":[13],"processing":[14],"circuits.":[15],"Activity-reduction":[16],"techniques":[17],"that":[18],"involve":[19],"an":[20],"optimized":[21],"clocking":[22,47,70,109],"strategy":[23],"have":[24,49],"been":[25,50,87,92],"applied":[26],"to":[27],"front-end":[29],"block":[30],"DSP":[33],"adaptive":[34],"directional":[35],"microphone":[36],"hearing":[38],"aids.":[39],"Functionally":[40],"equivalent":[41],"implementations,":[42],"differing":[43],"only":[44],"their":[46],"scheme,":[48],"integrated":[51],"on":[52],"silicon":[53],"0.25":[56],"mum":[57],"CMOS":[58],"technology.":[59],"Measurements":[60],"and":[61,104],"post-layout":[62],"simulations":[63],"confirm":[64],"42%":[66],"reduction":[67],"over":[68],"single-edge-triggered":[69],"with":[71,110],"clock":[72,102],"gating.":[73],"An":[74],"20":[79],"muW":[80],"(@":[81],"1.4":[82],"V,":[83],"374":[84],"kHz)":[85],"has":[86,91],"measured.":[88],"This":[89],"achievement":[90],"made":[93],"possible":[94],"by":[95],"combining":[96],"two":[97],"novel":[98],"techniques:":[99],"multi-stage":[101],"gating,":[103],"symmetric":[106],"two-phase":[107],"level-sensitive":[108],"glitch-aware":[111],"re-distribution":[112],"data-path":[114],"registers":[115]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}