{"id":"https://openalex.org/W1960311504","doi":"https://doi.org/10.1109/iscas.2006.1693182","title":"A high speed and energy efficient full adder design using complementary & level restoring carry logic","display_name":"A high speed and energy efficient full adder design using complementary & level restoring carry logic","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1960311504","doi":"https://doi.org/10.1109/iscas.2006.1693182","mag":"1960311504"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693182","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693182","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000277158","display_name":"Jin\u2010Fa Lin","orcid":"https://orcid.org/0000-0001-6240-6055"},"institutions":[{"id":"https://openalex.org/I162521676","display_name":"WuFeng University","ror":"https://ror.org/05d293n36","country_code":"TW","type":"education","lineage":["https://openalex.org/I162521676"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Fa Lin","raw_affiliation_strings":["Department of Electronic Engineering, Wu-FEngineering Institute of Technology, Chiayi, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Wu-FEngineering Institute of Technology, Chiayi, Taiwan","institution_ids":["https://openalex.org/I162521676"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019252212","display_name":"Yin\u2010Tsung Hwang","orcid":"https://orcid.org/0000-0001-9233-0477"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yin-Tsung Hwang","raw_affiliation_strings":["Department of Electronic Engineering, National Yunlin University of Science and Technology, Yunlin, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science and Technology, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019598631","display_name":"Ming\u2010Hwa Sheu","orcid":"https://orcid.org/0000-0002-8417-474X"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Hwa Sheu","raw_affiliation_strings":["Department of Electronic Engineering, National Yunlin University of Science and Technology, Yunlin, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science and Technology, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022063323","display_name":"Cheng-Che Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Che Ho","raw_affiliation_strings":["Department of Electronic Engineering, National Yunlin University of Science and Technology, Yunlin, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science and Technology, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.06383243,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"49","issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9104704856872559},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6543526649475098},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.6412259936332703},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6093648076057434},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5909735560417175},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5676534175872803},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.5532521605491638},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.5345337390899658},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5162386894226074},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4906448423862457},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.46925994753837585},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43632131814956665},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26171237230300903},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1976659595966339},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1874127984046936},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09107545018196106}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9104704856872559},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6543526649475098},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.6412259936332703},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6093648076057434},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5909735560417175},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5676534175872803},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.5532521605491638},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.5345337390899658},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5162386894226074},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4906448423862457},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.46925994753837585},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43632131814956665},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26171237230300903},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1976659595966339},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1874127984046936},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09107545018196106}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693182","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693182","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1747765598","https://openalex.org/W1922693460","https://openalex.org/W2113192550","https://openalex.org/W2119985366","https://openalex.org/W2140863609","https://openalex.org/W2147970500","https://openalex.org/W6677814527"],"related_works":["https://openalex.org/W3166220017","https://openalex.org/W3093482235","https://openalex.org/W3209042773","https://openalex.org/W2119985366","https://openalex.org/W2140092109","https://openalex.org/W2595074880","https://openalex.org/W1882870471","https://openalex.org/W3088662852","https://openalex.org/W4293715304","https://openalex.org/W4297980088"],"abstract_inverted_index":{"In":[0,153],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5],"low":[6,51],"complexity":[7],"full":[8,47,69,100],"adder":[9,48,70,101,178],"design":[10,30,49,61,71,97,124,161],"(10-transistor":[11],"per":[12,148],"bit)":[13],"featuring":[14],"higher":[15],"computing":[16],"speed,":[17],"lower":[18,22],"operating":[19],"voltage,":[20],"and":[21,55,91,131,165],"energy":[23,146,166],"consumption":[24,147,167],"compared":[25],"with":[26],"peer":[27],"designs.":[28,152],"The":[29,59,109],"adopts":[31],"inverter":[32],"buffered":[33],"XOR/XNOR":[34],"designs":[35,102,137],"to":[36,74],"alleviate":[37],"the":[38,46,64,68,76,81,95,122,126,144,155,159,173,177],"threshold":[39],"voltage":[40,53],"loss":[41],"problem,":[42],"which":[43],"often":[44],"prevents":[45],"from":[50,56],"supply":[52],"operation":[54],"direct":[57],"cascading.":[58],"proposed":[60,96,123,160],"successfully":[62],"embeds":[63],"buffering":[65],"circuit":[66],"in":[67,162],"so":[72],"as":[73,84,172],"enhance":[75],"speed":[77,164],"performance":[78,87,156],"while":[79],"keeping":[80],"transistor":[82],"count":[83],"minimum.":[85],"For":[86],"comparison,":[88],"both":[89,163],"DC":[90],"AC":[92],"performances":[93],"of":[94,158,176],"against":[98],"various":[99],"are":[103],"evaluated":[104],"via":[105],"extensive":[106],"HSPICE":[107],"simulations.":[108],"simulation":[110],"results,":[111],"based":[112],"on":[113],"TSMC":[114],"2P4M":[115],"0.35/spl":[116],"mu/m":[117],"process":[118],"models,":[119],"indicate":[120],"that":[121],"has":[125],"lowest":[127,145],"working":[128,133],"V/sub":[129],"dd/":[130],"highest":[132],"frequency":[134],"among":[135,150],"all":[136],"using":[138],"10":[139],"transistors.":[140],"It":[141],"also":[142],"features":[143],"addition":[149],"these":[151],"addition,":[154],"edge":[157],"becomes":[168],"even":[169],"more":[170],"significant":[171],"word":[174],"length":[175],"increases.":[179]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}