{"id":"https://openalex.org/W1495184882","doi":"https://doi.org/10.1109/iscas.2006.1693159","title":"Towards an H.264/AVG Full Encoder on Chip: An Efficient Real-Time VBSME ASIC Chip","display_name":"Towards an H.264/AVG Full Encoder on Chip: An Efficient Real-Time VBSME ASIC Chip","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1495184882","doi":"https://doi.org/10.1109/iscas.2006.1693159","mag":"1495184882"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036321926","display_name":"Mohammed S. Sayed","orcid":"https://orcid.org/0000-0002-5514-6790"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Sayed","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023189375","display_name":"Ihab Amer","orcid":"https://orcid.org/0000-0002-2190-6499"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"I. Amer","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004601413","display_name":"Wael Badawy","orcid":"https://orcid.org/0000-0003-0251-9124"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"W. Badawy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada","institution_ids":["https://openalex.org/I168635309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I168635309"],"apc_list":null,"apc_paid":null,"fwci":0.9473,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.67794098,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"2613","last_page":"2616"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8213260173797607},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6763066053390503},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.663947343826294},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.652258038520813},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6149957180023193},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.49797964096069336},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4837632179260254},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.4691927134990692},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4431624114513397},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.438519150018692},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43673795461654663},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.42323267459869385},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22079887986183167},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.21587753295898438},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.17425402998924255},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1357424557209015},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07595232129096985}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8213260173797607},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6763066053390503},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.663947343826294},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.652258038520813},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6149957180023193},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49797964096069336},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4837632179260254},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.4691927134990692},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4431624114513397},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.438519150018692},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43673795461654663},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.42323267459869385},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22079887986183167},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.21587753295898438},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17425402998924255},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1357424557209015},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07595232129096985}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W98769269","https://openalex.org/W1510245148","https://openalex.org/W1836233800","https://openalex.org/W2082789158","https://openalex.org/W2159498902","https://openalex.org/W2162884882","https://openalex.org/W2170298650"],"related_works":["https://openalex.org/W3200538824","https://openalex.org/W1977643363","https://openalex.org/W2902230348","https://openalex.org/W2070693700","https://openalex.org/W1561071093","https://openalex.org/W2097839191","https://openalex.org/W1501340521","https://openalex.org/W2069543777","https://openalex.org/W2028269328","https://openalex.org/W2468553493"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,20],"efficient":[4],"real":[5],"time":[6],"variable":[7],"block":[8],"size":[9],"motion":[10],"estimation":[11],"(VBSME)":[12],"ASIC":[13],"chip,":[14],"which":[15],"represents":[16],"a":[17,30],"step":[18],"to":[19,71],"H.264/AVC":[21],"full":[22],"encoder":[23],"on":[24,37],"chip.":[25,39],"The":[26,40,74],"proposed":[27],"architecture":[28,32,41,76],"is":[29],"SIMD":[31],"integrated":[33],"with":[34,59],"embedded":[35],"SRAMs":[36,85],"one":[38],"has":[42,77],"been":[43],"prototyped":[44,75],"using":[45],"the":[46],"TSMC":[47],"0.18":[48],"mum":[49],"CMOS":[50],"technology.":[51],"It":[52,64],"processes":[53],"31":[54],"CIF":[55],"frames":[56],"per":[57],"second":[58],"122":[60],"MHz":[61],"clock":[62],"frequency.":[63],"can":[65],"operate":[66],"at":[67],"frequencies":[68],"of":[69,84],"up":[70],"156":[72],"MHz.":[73],"3.345":[78],"mm2core":[79],"area":[80],"including":[81],"2372":[82],"bytes":[83],"and":[86],"it":[87],"consumes":[88],"283.96":[89],"mW":[90],"@":[91],"122MHz":[92]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}