{"id":"https://openalex.org/W1605177815","doi":"https://doi.org/10.1109/iscas.2006.1693120","title":"An Area-efficient, Pulse-based Interconnect","display_name":"An Area-efficient, Pulse-based Interconnect","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1605177815","doi":"https://doi.org/10.1109/iscas.2006.1693120","mag":"1605177815"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693120","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030645280","display_name":"Simon Hollis","orcid":"https://orcid.org/0000-0003-3509-146X"},"institutions":[{"id":"https://openalex.org/I241749","display_name":"University of Cambridge","ror":"https://ror.org/013meh722","country_code":"GB","type":"education","lineage":["https://openalex.org/I241749"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"S. Hollis","raw_affiliation_strings":["Computer Laboratory, University of Cambridge, Cambridge, UK","[Comput. Lab., Cambridge Univ.]"],"affiliations":[{"raw_affiliation_string":"Computer Laboratory, University of Cambridge, Cambridge, UK","institution_ids":["https://openalex.org/I241749"]},{"raw_affiliation_string":"[Comput. Lab., Cambridge Univ.]","institution_ids":["https://openalex.org/I241749"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041439799","display_name":"Simon W. Moore","orcid":"https://orcid.org/0000-0002-2806-495X"},"institutions":[{"id":"https://openalex.org/I241749","display_name":"University of Cambridge","ror":"https://ror.org/013meh722","country_code":"GB","type":"education","lineage":["https://openalex.org/I241749"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S.W. Moore","raw_affiliation_strings":["Computer Laboratory, University of Cambridge, Cambridge, UK","[Comput. Lab., Cambridge Univ.]"],"affiliations":[{"raw_affiliation_string":"Computer Laboratory, University of Cambridge, Cambridge, UK","institution_ids":["https://openalex.org/I241749"]},{"raw_affiliation_string":"[Comput. Lab., Cambridge Univ.]","institution_ids":["https://openalex.org/I241749"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5030645280"],"corresponding_institution_ids":["https://openalex.org/I241749"],"apc_list":null,"apc_paid":null,"fwci":0.7659,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72098282,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"2457","last_page":"2460"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8516641855239868},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.738718569278717},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6142735481262207},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4973495304584503},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.48613211512565613},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4508098363876343},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4227887690067291},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3511337637901306},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19542142748832703},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10718142986297607}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8516641855239868},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.738718569278717},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6142735481262207},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4973495304584503},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.48613211512565613},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4508098363876343},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4227887690067291},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3511337637901306},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19542142748832703},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10718142986297607},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2006.1693120","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693120","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.100.4420","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.100.4420","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cl.cam.ac.uk/~sjh205/papers/ISCAS06.pdf","raw_type":"text"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/b70a1bb0-6cc9-40de-95ab-d200e265eb1e","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/b70a1bb0-6cc9-40de-95ab-d200e265eb1e","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Hollis, SJ & Moore, SW 2006, An area-efficient, pulse-based interconnect. in IEEE International Symposium on Circuits and Systems, ISCAS 2006, Island of Kos, Greece, 21-24 May. Institute of Electrical and Electronics Engineers (IEEE), pp. 21 - 24. https://doi.org/10.1109/ISCAS.2006.1693120","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2127999738","https://openalex.org/W2137807823","https://openalex.org/W2144321909","https://openalex.org/W2155349713","https://openalex.org/W2161331676","https://openalex.org/W4231905827","https://openalex.org/W6679109082"],"related_works":["https://openalex.org/W2116677773","https://openalex.org/W2155261584","https://openalex.org/W2584231425","https://openalex.org/W2150611273","https://openalex.org/W2014709025","https://openalex.org/W4207086172","https://openalex.org/W2155019192","https://openalex.org/W2042919702","https://openalex.org/W2765822612","https://openalex.org/W2018755015"],"abstract_inverted_index":{"We":[0,47],"present":[1],"a":[2,17,27,31,38,58,80],"new":[3],"style":[4],"of":[5,19,37,75],"long-distance,":[6],"on-chip":[7],"interconnects":[8],"based":[9],"loosely":[10],"on":[11,57],"the":[12,35],"asynchronous":[13],"GasP":[14],"architecture,":[15],"with":[16,44,70],"number":[18],"advantages":[20],"over":[21,87],"conventional":[22],"interconnect.":[23],"Most":[24],"significant":[25],"are":[26],"low":[28,32,76],"wire":[29],"count,":[30],"area":[33,82],"requirement,":[34],"absence":[36],"global":[39],"clock":[40],"and":[41,52,62,78],"simple":[42],"composition":[43],"existing":[45],"designs.":[46],"give":[48],"some":[49],"sample":[50],"throughput":[51],"latency":[53],"figures":[54],"from":[55],"simulation":[56],"0.18":[59],"mum":[60],"technology,":[61],"show":[63],"that":[64],"it":[65],"is":[66,74],"viable":[67],"for":[68],"use":[69],"modern":[71],"interconnect":[72,86],"requirements,":[73],"complexity,":[77],"has":[79],"lower":[81],"requirement":[83],"than":[84],"parallel":[85],"distances":[88],"as":[89,91],"short":[90],"1":[92],"mm":[93]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}