{"id":"https://openalex.org/W1505038800","doi":"https://doi.org/10.1109/iscas.2006.1693065","title":"WL-VC SRAM: a low leakage memory circuit for deep sub-micron design","display_name":"WL-VC SRAM: a low leakage memory circuit for deep sub-micron design","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1505038800","doi":"https://doi.org/10.1109/iscas.2006.1693065","mag":"1505038800"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052241781","display_name":"G. Razavipour","orcid":null},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"G. Razavipour","raw_affiliation_strings":["Department of Electrical Engineering, Amirkabir University of Technology\uc2a0, Tehran, Iran","Dept. of Electr. Eng., Amirkabir Univ. of Technol., Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Amirkabir University of Technology\uc2a0, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Amirkabir Univ. of Technol., Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042853040","display_name":"Seyed Ahmad Motamedi","orcid":"https://orcid.org/0000-0002-3934-0796"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"A. Motamedi","raw_affiliation_strings":["Department of Electrical Engineering, Amirkabir University of Technology\uc2a0, Tehran, Iran","Dept. of Electr. Eng., Amirkabir Univ. of Technol., Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Amirkabir University of Technology\uc2a0, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Amirkabir Univ. of Technol., Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074063358","display_name":"Ali Afzali\u2010Kusha","orcid":"https://orcid.org/0000-0001-8614-2007"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]},{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"A. Afzali-Kusha","raw_affiliation_strings":["Nanoelectronics Center of Excellence, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","Dept. of Electr. Eng., Amirkabir Univ. of Technol., Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Nanoelectronics Center of Excellence, School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Amirkabir Univ. of Technol., Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052241781"],"corresponding_institution_ids":["https://openalex.org/I158248296"],"apc_list":null,"apc_paid":null,"fwci":0.3761,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61483958,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9322246313095093},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7214845418930054},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.6876404285430908},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6512656211853027},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5777419805526733},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.48048678040504456},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.43988150358200073},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4193223714828491},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36940062046051025},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3611229360103607},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3448050916194916},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.23577257990837097},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23024383187294006},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19114375114440918},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.14126256108283997}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9322246313095093},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7214845418930054},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.6876404285430908},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6512656211853027},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5777419805526733},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.48048678040504456},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.43988150358200073},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4193223714828491},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36940062046051025},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3611229360103607},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3448050916194916},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.23577257990837097},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23024383187294006},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19114375114440918},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14126256108283997},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1559728301","https://openalex.org/W1869088902","https://openalex.org/W1934231135","https://openalex.org/W1961940038","https://openalex.org/W2134127605","https://openalex.org/W2142531470","https://openalex.org/W6639257829"],"related_works":["https://openalex.org/W2297319780","https://openalex.org/W2178217057","https://openalex.org/W1909296377","https://openalex.org/W1972800815","https://openalex.org/W2089002058","https://openalex.org/W1505038800","https://openalex.org/W2159770326","https://openalex.org/W1504951709","https://openalex.org/W1980741586","https://openalex.org/W2000410358"],"abstract_inverted_index":{"In":[0],"this":[1,98],"paper,":[2],"a":[3,50],"static":[4],"random":[5],"access":[6,18,95],"memory":[7],"(SRAM)":[8],"cell":[9,85],"that":[10,105],"reduces":[11,24,63],"the":[12,25,31,35,41,47,56,60,64,80,83,90,107],"gate":[13,26,66],"leakage":[14,27,67],"power":[15],"with":[16],"low":[17],"latency":[19],"is":[20,43,86,100],"proposed.":[21],"The":[22,38,77,93],"technique":[23],"current":[28,68],"both":[29],"in":[30,34,49,79],"zero":[32],"and":[33],"one":[36],"states.":[37],"efficiency":[39],"of":[40,75,82,97,106],"design":[42,62],"evaluated":[44],"by":[45],"simulating":[46],"circuit":[48],"45-nm":[51],"CMOS":[52],"technology.":[53],"Compared":[54],"to":[55,89],"conventional":[57,91,108],"SRAM":[58,99],"cell,":[59],"proposed":[61,84],"total":[65],"around":[69],"58%":[70],"for":[71],"an":[72],"oxide":[73],"thickness":[74],"1.4nm.":[76],"increase":[78],"area":[81],"minimal":[87],"compared":[88],"SRAM.":[92,109],"read":[94],"time":[96],"only":[101],"5.6%":[102],"slower":[103],"than":[104]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}